


Microprocessors & Microcontrollers






TABLE OF CONTENT

Contents:

MODULE-1:8085MICROPROCESSORS

1. INTRODUCTION:
2. IMPORTANT FEATURES OF 8085 MICROPROCESSORS:
3. PIN DIAGRAM OF 8085 MICROPROCESSORS:
4. PIN DESCRIPTION OF 8085 MICROPROCESSORS:
5. INTERNAL ARCHITECTURE OF 8085 MICROPROCESSORS:
6. INSTRUCTION SET OF 8085 MICROPROCESSORS:
7. ADDRESSING MODE OF 8085 MICROPROCESSORS:
8. PROGRAMMING FOR 8085 MICROPROCESSORS
 - a) ASSEMBLY LANGUAGE FOR 8 BIT ADDITION:
 - b) ASSEMBLY LANGUAGE PROGRAMMING FOR 8 BIT ADDITION USING MEMORY LOCATION:
 - c) ASSEMBLY LANGUAGE PROGRAMMING FOR 8 BIT MULTIPLICATION RESULTING 16 BIT NUMBER:
 - d) ASSEMBLY LANGUAGE PROGRAMMING FOR DIVISION OF 8 BIT BY A 8 BIT NUMBER:
 - e) PROGRAM FOR FINDING THE SMALLEST NUMBER FROM A GIVEN DATA:
 - f) PROGRAM TO FIND THE LARGEST NUMBER FROM A GIVEN DATA ARRAY:
 - g) PROGRAM FOR BINARY TO GRAY CODE CONVERSION:
9. TIMING DIAGRAM OF 8085 MICROPROCESSORS:
10. STACK AND SUBROUTINE:
11. MULTIPLE CHOICE QUESTION AND ANSWER:
12. ASSIGNMENT:

MODULE-2:8086MICROPROCESSORS

1. IMPORTANT FEATURES OF 8086 MICROPROCESSORS:
2. PIN DIAGRAM OF 8086 MICROPROCESSORS:
3. PIN DESCRIPTION OF 8086 MICROPROCESSORS:
4. INTERNAL ARCHITECTURE OF 8086 MICROPROCESSORS:
5. INSTRUCTION SET OF 8086 MICROPROCESSORS:
6. ADDRESSING MODE OF 8086 MICROPROCESSORS:
7. PROGRAMMING FOR 8086 MICROPROCESSORS:
8. MINIMUM MODE CONFIGURATION OF 8086 MICROPROCESSORS:
9. MAXIMUM MODE CONFIGURATION OF 8086 MICROPROCESSORS:
10. INTERRUPT STRUCTURE OF 8086 MICROPROCESSOR:
11. MULTIPLE CHOICE QUESTION AND ANSWER:
12. ASSIGNMENT:

MODULE-3:INTERFACING DEVICES

1. INTRODUCTION:
2. 8255 PPI (PROGRAMMABLE PERIPHERAL INTERFACE):
 - PIN DIAGRAM OF 8255 PPI:
 - PIN DESCRIPTION OF 8255 PPI:
 - INTERNAL ARCHITECTURE OF 8255 PPI:
3. 8257 DMA (DIRECT MEMORY ACCESS):
 - PIN DIAGRAM OF 8257 DMA:

TABLE OF CONTENT

- PIN DESCRIPTION OF 8257 DMA:
- INTERNAL ARCHITECTURE OF 8257 DMA:
- 4. 8259 PIC (PRIORITY INTERRUPT CONTROLLER):
 - PIN DIAGRAM OF 8259 PIC:
 - PIN DESCRIPTION OF 8259 PIC:
 - INTERNAL ARCHITECTURE OF 8259 PIC:
- 5. 8251 USART (Universal Synchronous Asynchronous Receiver Transmitter):
 - PIN DIAGRAM OF 8251 USART:
 - PIN DESCRIPTION OF 8251 USART:
 - INTERNAL ARCHITECTURE OF 8251 USART:
- 6. SERIAL DATA TRANSFER FORMAT:
- 7. INTERFACING PROBLEM:
- 8. MULTIPLE CHOICE QUESTION AND ANSWER:
- 9. ASSIGNMENT:

MODULE-4: 8051 MICROCONTROLLERS


1. INTRODUCTION:
2. PIN DIAGRAM OF 8051 MICROPROCESSORS:
3. PIN DESCRIPTION OF 8051 MICROPROCESSORS:
4. INTERNAL ARCHITECTURE OF 8051 MICROPROCESSORS:
5. INSTRUCTION SET OF 8051 MICROPROCESSORS:
6. ADDRESSING MODE OF 8051 MICROPROCESSORS:
7. MULTIPLE CHOICE QUESTION AND ANSWER:
8. ASSIGNMENT:

MODULE-5: MAXIMUM MODE CONFIGURATION

1. INTRODUCTION:
2. DIRECT MEMORY ACCESS
3. DIGITAL TO ANALOG CONVERTER
4. ANALOG TO DIGITAL CONVERTER
5. PROGRAMMING OF 8051 TIMERS
6. 80386 AND 80486 MICROPROCESSOR
7. ASSIGNMENT:

MODULE-1:8085MICROPROCESSORS

Introduction: It is a multipurpose, programmable, clock-driven, register-based, electronics device that takes the data in the form of binary, processes it, and the result is displayed at an output device or LCD display.



Important features of 8085 Microprocessor:

- The 8085 microprocessor is an 8-bit processor, which means its data line is 8-bit and its address line is 16-bit.
- Its internal clock frequency is up to 5 MHz, so that the processor takes about 0.2 μsec to complete an instruction.

Pindigramof8085 Microprocessor:




Fig. 1.3 (a) Pin configuration




Fig. 1.3 (b) Functional pin diagram

Pindescriptionfor8085Microprocessor:

It consists of 40 pins and operates at +5V DC.

X1&X2

- Pin no-1 & 2 are used as X1 & X2 respectively.

- These are two external pins which are connected to an external crystal oscillator which provides an internal clock frequency up to 5 MHz to the processor so that the processor takes about 0.2 μ sec to compute an instruction.

RESETIN' & RESETOUT

- Pinno-36 & 3 are used as RESETIN' & RESETOUT' respectively.
- These pins are basically used to restart the processor if the program hangs in between.

SOD

- Pinno-4 is used as Serial Output Data pin.
- Through this pin the data from the processor is sent to the output device or LCD screen.

SID

- Pinno-5 is used as Serial Input Data pin.
- Through this pin we can transfer the data from I/O device to the processor.

TRAP

- Pinno-6 is used as TRAP pin.
- It is a non-maskable interrupt that means its bit line is always high and there are no logic gates or flip-flops to control this interrupt. So once this interrupt is activated the processor will stop the current program and jump to some other program which is required at that specific moment of time and till the completion of that specific program the processor cannot return back to original program.

RST7.5, RST6.5 & RST5.5

- Pinno-7, 8 & 9 are used as RST7.5, RST6.5 & RST5.5 respectively.
- These are the maskable interrupt pins.
- Once this interrupt is activated the processor will stop the current program and jump to some other program which is required at that specific moment of time and till the completion of that specific program the processor return back to original program.

INTR

- Pinno-10 is used as Interrupt Request pin.
- This pin is used to receive an interrupt request signal. It is a type of maskable interrupt.

INTA'

- Pinno-11 is used as INTA' (Interrupt acknowledgement) pin.

- If the interrupt is activated then the processor will send an acknowledgement message through INTA' pin i.e. $\text{INTA}'=0$, $\text{INTA}=1$.

AD0-AD7 & A8-A15

- Pinno-12 to pinno-19 are used as both data line and address line pin (AD0-AD7).
- Pinno-21 to pinno-28 are used as address line pin (A8-A15).
- That means in 8085 microprocessor have 8-bit data line and 16-bit address line.

VSS

- Pinno-1 is used as VSS or GND pin.

S0 & S1

- Pinno-29 and pinno-33 are used for S0 & S1 respectively.
- These are 2 status signal pins which are basically used to check read, write and opcode operation, where S1 is used for memory read operation and S0 is used for memory write operation.

S1	S0	OPERATION
0	0	HALT
0	1	WRITE
1	0	READ
1	1	FETCH

ALE

- Pinno-30 is used as ALE (Address Latch Enable) pin.

WR'

- Pinno-31 is used as WR' pin.
- It is used for write operation ($\text{WR}'=0$, $\text{WR}=1$).
- It is basically used to separate the address from the address and data bus.

RD'

- Pinno-32 is used as RD' pin.
- It is a read signal used for read operation. It is also an active low signal

IO/M'

- Pinno-34 is used for Input Output/Memory' pin.
- If the data is transferred to one processor to another processor then it is IO operation. So, in that case $IO/M' = 1$
- If the data is transferred within the processor itself that means either the data is transferred to accumulator or to some other memory address or register so in that case it is either a memory read or memory write operation so $IO/M' = 0$.

READY

- Pinno.-35 is used as READY pin.
- This is an acknowledgment signal from the slower I/O devices or memory.
- When high, it indicates that the device is ready to transfer data, else the microprocessor is in the wait state.

CLK

- Pinno-37 is used as CLK pin.
- This pin tells about the clock pulse.
- Through this pin we can connect to other digital IC pins and basically use to provide square wave pulse or clock pulse or clock frequencies.


HOLD & HLDA

- Pinno-38 is used as HLDA and pinno-39 is used as HOLD pin.
- Once the HOLD pin is activated then the processor will not allow any external data to interfere the current program and if the hold is successfully activated then the processor will send an acknowledge message through the HLDA pin.

VCC

- Pinno-40 is used as VCC pin.
- Through VCC pin +5VDC supply is provided to the IC.

INTERNAL ARCHITECTURE OF 8085 MICROPROCESSOR



The total internal architecture of 8085 microprocessor can be divided into 3 major units they are;

i. Arithmetic and Logic Unit (ALU):

The main function of ALU is to perform arithmetic operation such as addition, subtraction, multiplication and division etc. and logical operation such as AND, OR, EX-OR etc.

To ALU 3 other sub units are attached which helps in performing different arithmetic and logical operation they are:

A. Temporary register:

The main function of temporary register is to store the data temporary before the data is transforming to ALU to performing different arithmetic and logically units.

B. Statusflag:




Figure 2: Status Flags of Intel 8085

The main function of status flag is to check the status of the output program or to check whether the result is right or wrong. It consists of 8-bit out of which 5 are active flags and three are undefined bits.

- **Sign flag:** After the arithmetic operation if the result is negative then the sign flag tends to logic 1; otherwise, it tends to logic 0.
- **Zero flag:** After the arithmetic operation if the result is zero, then the zero flag will tend to logic 1; otherwise, it tends to logic 0.
- **Auxiliary flag:** After the arithmetic operation if there is a carry from the 3rd to 4th bit, then the auxiliary carry will tend to logic 1; otherwise, it tends to logic 0.
- **Parity flag:** After the arithmetic operation if the result of the sum contains an even number of 1's, then the parity flag will tend to logic 1; otherwise, it tends to logic 0.
- **Carry flag:** After the arithmetic operation if the result is more than 8 bits, then there will be a carry from 7-8 bit, so the carry flag will tend to logic 1.

C. Accumulator:

The final result of arithmetic and logical operation is stored in the accumulator.

ii. Set of register:

Registers are temporary storing devices and act as flip-flops. We can store the data in registers temporarily and we can delete it. In the 8085 microprocessor, there are 6 general-purpose

register they are B, C, D, E, H, L and each register can store 8-bits of data individually that means B can store 8-bit of data, C can store 8-bit of data and so on. But in pair form i.e. BC, DE, HL ARE STORES 16-bits of data. These are known as general purpose register because in most of the programming we use these registers commonly for storing 16-bits or 8-bit of data.

Special purpose register

These are 16-bits registers which are used for some specific purpose. The special purpose registers are:

A. Stack pointer

- **Stack:** Stack is a set of memory location whose address is different from main memory. We can transfer the data from main memory to stack memory by push instruction and we can retrieve the data from stack memory to main memory by pop instruction. The data transform from main memory to stack memory by FIFO (First in First Out) sequence and is retrieved from stack memory to main memory by LIFO (Last in Last Out) sequence.
- To locate a particular memory address, we take the help of stack pointer and is given by LXI SP, 9904- load the content of stack pointer into the memory address 9904.

B. Program counter

- It holds the address of the next instruction or it checks whether the address for next instruction is available or not.

C. Increment/decrement latch

- It is basically used for increment and decrement operation.

iii. Timing and control unit:

The main function of timing and control unit is to check how much time the processor will take to execute the operation. To the timing and control unit an external crystal oscillator is attached which provides an internal clock frequency up to 5MHz. So that the processor will take a specific amount of time i.e. $T = 1/F$, here $F = 5\text{MHz}$ so $T = 0.2\mu\text{sec}$ time is taken by the processor to execute the operation.

To the timing and control unit two other units are attached they are instruction register and instruction decoder.

Instruction registers: The main function of instruction registers is to store the opcode of an instruction.

Instruction: Instructions are set of commands given to the processor to perform a specific operation.

e.g. MVI A, 38

Each instruction has 2 parts i.e. opcode and operand

- **Opcode:** The first part of instruction which specifies some task to be done by the processor. Here MVI is the opcode which means move immediately the data.
- **Operand:** The second part of instruction which is basically used to store the data or to perform a memory read or memory write operation.
 - ✓ **Memory read:** When the data is transferred to accumulator then that is the memory read operation.
 - ✓ **Memory write:** When the data is transferred to some other memory address apart from accumulator then that is memory write.

Instruction decoder: Its main function is to convert the mnemonic to its machine code.

Mnemonics: Mnemonics are the literal language understood by user or user-friendly language.

INSTRUCTION SETS OF 8085 MICROPROCESSORS

Instructions are sets of commands given to the processor to perform a specific operation.

Each instruction can be defined into two parts: one is the opcode and another is operand.

- **According to word length:** Word length means the no. of bits or bytes a specific instruction occupies. Accordingly, there are 3-types i.e. 1-byte, 2-byte, 3-byte.
 - a) **1-byte:** In 1-byte instruction the opcode is defined but the operand data is not directly specified but is specified by some register.
e.g. ADD B- In this case the opcode is defined i.e. ADD which has got a machine code of 8-bit, but the operand is specified by register so it is 1-byte instruction.
 - b) **2-byte:** In 2-byte instruction opcode is present followed by 8-bit operand data.
e.g. MVI A, 30- In this case the opcode is defined i.e. MVI which has got a machine code of 8-bit and the operand data is 30 which has the binary value 00110000 i.e. 8-bit. So, the total size is 16-bits and called 2-byte instruction.
 - c) **3-byte:** In 3-byte instruction the opcode is present and followed by 16-bit operand data.
e.g. STA 9100- In this case the opcode is defined i.e. STA which has got a machine code of 8-bit and the operand data is 9100 which has the binary value

1001000100000000 i.e. 16-bit. So, the total size is 24-bits and called 3-byte instruction.

- **According to operation:** according to the type of operation it performs the total instruction sets can be classified into 5 different types, they are
 - a) **Data transform instruction:** It is basically used for transferring the data from one register to another register or register to memory without changing the content.
E.g. MOVA, B-Move the content of B register to accumulator. MOV A, 34_H-Move the 8-bit data 34_H to accumulator.
 - b) **Arithmetic instruction:** These are basically used for arithmetic operations such as addition, subtraction, multiplication, division, increment, decrement etc. In this case the final result may change.
e.g. ADD B-Add the content of register B with the accumulator.
 - c) **Logical instruction:** These instructions are basically used for logical operation such as ANA (AND), ORA (OR), XRA (XOR), CMP (COMPARE) etc.
 - d) **Branch control instruction:** The instruction under this group are basically used for conditional or unconditional jump operation.
E.g.
JNZ- Jump if the counter data in the register C is not zero to label loop.
JNC- Jump if there is no carry or borrow to label loop.
 - e) **IO and machine control:** The instruction under this group are basically used for controlling the device or for transferring the data from one device to another device or for set or reset of the status flag or for stack operation comes under this group.
e.g. HALT (to stop the program)
IN 02 (to receive the data from port 02)
OUT 01 (to transfer data through port 01) STC
(set the carry flag to logic-1)

ADDRESSING MODE OF 8085 MICROPROCESSOR

It is the technique through which we are specifying data for operation or how the operand data is specified accordingly in 8086 microprocessors. There are 8 different addressing mode according to the type of operation it performs.

1. Register addressing mode
2. Immediate addressing mode
3. Direct addressing mode
4. Register indirect addressing mode
5. Implicit addressing mode

- 1. Register addressing mode:** In this type of addressing mode the operand data is not directly specified in the instruction itself but it is specified by some register.
E.g. *MOVA, B* - Move the content of B register to accumulator.
- 2. Immediate addressing mode:** In this type of addressing mode the operand data is directly specified in the instruction itself.
E.g. *MOI A, 08_H* - Move immediately the data 08_H to accumulator.
- 3. Direct addressing mode:** Indirect addressing mode the operand address is directly specified in the instruction itself.
E.g. *STA 9100* - Store the content of accumulator to memory address 9100.
- 4. Register indirect addressing mode:** In this type of addressing mode the operand data is not directly transferred to the accumulator; at first it is stored in some memory address and then transferred to the accumulator.
E.g. *LXI H, 9100* - Load the content of HL pair into the memory address 9100. *MOV A, M* - Move the content of the memory address 9100 to accumulator.
- 5. Implicit addressing mode:** There are certain instructions through which we can automatically compare with the previous value of accumulator and the instruction under this group comes under implicit addressing mode.
E.g. *CMP M* - Compare the content of memory with accumulator.
RAL - Rotate the content of accumulator to left by 1-bit.
RAR - Rotate the content of accumulator to right by 1-bit.

ASSEMBLY LANGUAGE PROGRAMMING FOR 8 BIT ADDITION LA

BEL	MNEMONICS	OPERANDS	COMMENT
	MVI	A, 49	Move immediately the data 49 _H to accumulator A.
	MVI	C, 56	Move immediately the data 56 _H to register C.
	ADD	C	Add the content of register C with accumulator A and the result is stored in accumulator.
	STA	9100	Store the content of accumulator into the memory address 9100.
	END		

DATA:

1ST data = 49_H

2nd data = 56_H

RESULT in memory location 9100 = 9F

OR

ASSEMBLY LANGUAGE PROGRAMMING FOR 8 BIT ADDITION USING MEMORY LOCATION

LABEL	MNEMONICS	OPERANDS	COMMENT
	LXI	H, 9100	Load the content of HL pair into the memory address 9101.
	MOV	A, M	Move the content of memory to accumulator.
	INX	H	Increment the content of HL pair by next bit.
	ADD	M	Add the content of memory with accumulator and the result is stored in accumulator.
	STA	9103	Store the content of accumulator into the memory address 9103.
	END		

DATA:

Memory location 9101 = 49_H

Memory location 9102 = 56_H Result in Memory location 9103 = 9F

ASSEMBLY LANGUAGE PROGRAMMING FOR 8 BIT MULTIPLICATION RESULT IN 16 BIT NUMBER.

LABEL	MNEMONICS	OPERANDS	COMMENT
	MVI	E, 05	Move immediately the data 05 to register E.
	MVI	C, 05	Move immediately the data 05 to register C which is used for counter operation.
	MVI	D, 00	Move the initial data 00 to register D.
	LXI	H, 0000	Load the 16-bit data 0000 to HL pair.
LOOP	DAD	D	Add the content of HL pair with DE pair and the result is stored in HL pair.
	DCR	C	Decrement the content of register C by 1 bit.
	JNZ	"LOOP"	Jump till the counter data in register C is not zero to label LOOP.
	SHLD	9105	Store the content of HL pair into the memory address 9105 & 9106.
	END		

RESULT:

In memory location 9105 = 0F

In memory location 9106 = 00

ASSEMBLY LANGUAGE PROGRAMMING FOR DIVISION OF 8 BIT BY A 8 BIT NUMBER.

LABEL	MNEMONICS	OPERAND	COMMENT
	MVI	A,13	Move the hexadecimal equivalent of 13 to accumulator A.
	MVI	B,05	Move the hexadecimal equivalent of 05 to register B.
	MVI	C, 00	Move the initial data 00 to register C, which is basically used to store the quotient.
LOOP	SUB	B	Subtract the content of register B from accumulator A and the result is stored in accumulator.
	INR	C	Increment the content of register C by 1 bit.
	CMP	B	Compare the content of register B with accumulator A.
	JNC	"LOOP"	Jump if there is no carry or borrow to label loop.
	END		

RESULT:

Quotient is in register = 03_H

Remainder is in accumulator = 04_H

PROGRAM FOR FINDING THE SMALLEST NUMBER FROM A GIVEN DATA LAB

EL	MNEMONICS	OPERANDS	COMMENT
	LXI	H, 9101	Load the content of HL pair into the memory address 9101.
	MOV	C, M	Move the content of memory to register C which is used for counter operation.
	INX	H	Increment the content of memory to accumulator.
	MOV	A, M	Move the content of memory to the accumulator.
	DCR	C	Decrement the content of register C by 1 bit.
	INX	H	Increment the content of HL pair address by next bit.
	CMP	M	Compare the content of memory with accumulator.
	JC	"AHED"	Jump with carry or borrow to label "AHED".
	MOV	A, M	Move the content of memory to accumulator.
	DCR	C	Decrement the content of register C by 1 bit.
	JNZ	"LOOP"	Jump in the counter data in the register C is not zero to label loop.
	STA	9300	Store the content of accumulator into the memory address 9300.
	END		

DATA:

In memory address 9101 = 03_Hmemory address 9102 = 86_HIn memory address 9103 = 58_HIn memory address 9104 = 75_H

RESULT:

In memory address 9300 = 58_H In

PROGRAM TO FIND THE LARGEST NUMBER FROM A GIVEN DATA ARRAY

LABEL	MNEMONICS	OPERANDS	COMMENT
	LXI	H,9101	Load the content of HL pair into the memory 9101.
	MOV	C,M	Move the content of memory to the register C which is used for count operation.
	SUB	A	Subtract the content of accumulator from accumulator (A=0) and result is stored in accumulator.
LOOP	INX	H	Increment the content of HL pair address by next bit.
	CMP	M	Compare the content of memory with accumulator.
	JNC	"AHED"	Jump if there is no carry or borrow to label "AHED".
	MOV	A,M	Move the content of memory to the accumulator.
AHED	DCR	C	Decrement the content of register C by 1 bit.
	JNZ	"LOOP"	Jump till the counter data in register C is not zero to label "LOOP".
	STA	9105	Store the content of accumulator to the memory address 9105.
	END		

DATA:

In memory address 9101 = 03_H
 In memory address 9102 = 98_H
 In memory address 9103 = A5_H
 In memory address 9104 = 29_H

RESULT:

In memory address 9105 = A5_H In

PROGRAM FOR BINARY TO GRAY CODE CONVERSION

LABEL	MNEMONICS	OPERAND	COMMENT
	MVI	A, 48	Move immediately the data 48 to accumulator A.
	MOV	C, A	Move the content of accumulator to register C.
	STC		Set the carry flag to logic-1.
	CMC		Complement of carry bit.
	RAR	C	Rotate the content of accumulator to right by 1 bit.
	XRA		X-OR of register C.
	END		

RESULT: Gray code is in accumulator = 6C_H.

48 -01001000

C -01001000

STC -101001000

CMC-001001001

RAR- 0001001001

XRA- 001101101 => 6C

TIMING DIAGRAM

It is a graphical representation of instruction cycle or it shows how the control signals are affected when we are performing an opcode operation or an execution operation.

Instruction cycle:

It is the total time required to read the opcode of an instruction from the memory and to perform the execution operation.

Instruction cycle = Opcode fetch cycle + Execution cycle

○ **Opcode fetch cycle:**

It is the total time required to read the opcode of an instruction from the memory.

Normally the opcode fetch cycle has got four T-states or Time period (T₁, T₂, T₃, T₄) during which a specific operation is being performed.

- **T1-state:** During this state of machine cycle the address is read from the memory.

- **T2 & T3-state:** During these states the hexadecimal code or the machine code of an instruction is read from the memory.
- **T4state-** This state is known as wait state or during this period the data is transferred from the opcode fetch cycle to execution cycle.

○ **Execution cycle:**

It is the total time required to perform the memory read or memory write operation.

In execution cycle the final result is stored so we do not require any wait state (time gap for data overlap).

If the operand data is 8-bit then we required 3T states and if the operand data is 16-bit then we required 6T states.

- ✓ During T1 state of execution cycle the address is read from the memory.
- ✓ During T2 & T3 states of execution cycle the operand data is read from the memory.

Q. If the external clock frequency is 5MHz then how much time the processor will take to execute the operation


- I. **MVIA,30**
- II. **MOVA,B**
- III. **LXIH,9105**

Solution: Given data $f = 5\text{MHz}$


$$\therefore T = 1/f = 1/5\text{MHz} = 0.2\mu\text{sec}$$

- I. $\text{MVIA,30} = 4T + 3T = 7T = 7 \times 0.2\mu\text{sec} = 1.4\mu\text{sec}$
- II. $\text{MOVA,B} = 4T + 0T = 4T = 4 \times 0.2\mu\text{sec} = 0.8\mu\text{sec}$
- III. $\text{LXIH,9105} = 4T + 6T = 10T = 10 \times 0.2\mu\text{sec} = 2\mu\text{sec}$

Timing diagram of opcode fetch cycle & ADD B




[Timing diagram of opcode fetch cycle]




[Timing diagram of ADD B]

Timing diagram of MVI A, 30 & MVI B, 20


[Timing diagram of MVI A, 30]




[Timing diagram of MVI B, 20]



Timing diagram of STA9105



Timing diagram of STA9105 if the accumulator contains 50_H




STACKANDSUBROUTIN:

Stack: Stack is the sets whose address is different from main memory address. We can transfer the data from main memory to stack memory by PUSH instruction and the data is transferred in FIFO sequence and we can retrieve the data from stack memory to main memory by POP instruction and the data is retrieved by LIFO sequence.

Subroutine: Subroutine is a subtask or it is a small program in between the main program.

Q. Initialize the stack memory address 9906. Write a program to transfer the data from main memory to stack & then retrieve it. Suppose the data contain in main memories are: 9101- 2050_H, 9103- 3040_H, 9105- 6070_H.

Solution:



MNEMONICS

OPERAND

COMMENT

LXI

SP,9906

LXI

B,9901

Load the data in BC register.

LXI

D,9903

Load the data in DE register.

LXI	H, 9905	Load the data in HL register.
PUSH	B	Store the data in BC register.
PUSH	D	Store the data in DE register.
PUSH	H	Store the data in register.
POP	H	Retrieve the data from register.
POP	D	Retrieve the data from register.
POP	B	Retrieve the data from register.

Multiple choice question answer:

1. The 8085 UP is

- A) 16 bit
- B) 8 bit
- C) 20 bit
- D) 32 bit

Answer: B

2. The address line of 8085 UP is

- A) 16 bit
- B) 8 bit
- C) 24 bit
- D) none of these.

Answer: A

3. The function of ALU is

- A) Arithmetic operation
- B) Arithmetic and logical operation
- C) Logical operation
- D) None of these.

Answer: B

4. The function of crystal oscillator

- A) providing internal clock frequency
- B) impedance matching
- C) reducing speed
- D) Disconnecting ports

Answer: A

5. The no. of general-purpose registers in 8085 UP is

- A) 6
- B) 5
- C) 4
- D) 3

Answer: A

6. The no. of addressing modes in 8085 UP is

- A) 5
- B) 4
- C) 3
- D) 2

Answer:A

7. The no.Ofinstructionsetin8085upis

A)4

B) 3

C)5

D)2

Answer:C

8. Theno.Ofinterruptin8085 upis

A) 5

B) 6

C) 7

D) 256

Answer:A

9. Timingdiagramis

A) interfacing

B) connecting

C) Analyzing.

D) Graphicalrepresentationofinstructioncycle

Answer: D

10. MVIA,30is

A) Immediateaddressing mode

B) Implicit

C) Direct

D) Indirect

Answer: A

11. Theno.Ofpinin8085up is

A) 40.

B) 30

C) 28

D) 32

Answer:A

12. Theinterrupthaving highestpriorityis

A) TRAP

B) INTR

C) RST0

D) RST1

Answer:A

13. The clock at which 8085 operates is

- A) 4MHz
- B) 6
- C) 5.
- D) None of these

Answer: C

14. MVI A, 30H is

- A) 2 Byte instruction
- B) 1
- C) 3
- D) 4.

Answer: A

15. MOV A, B is

- A) 1 Byte instruction
- B) 2
- C) 4
- D) 3

Answer: A

16. The instruction STAA 9000H is

- A) 3 Byte instruction.
- B) 1.
- C) 2.
- D) None of these

Answer: A

17. The instruction LXI H, 9100H is

- A) 2 Byte instruction.
- B) 3.
- C) 4
- D) None of these

Answer: B

18. The instruction MOV A, B is

- A) Direct addressing mode
- B) indirect addressing mode
- C) Immediate addressing mode
- D) Register addressing mode

Answer: D

19. The no. of states in instruction MVI A, 30H is

- A) 4
- B) 7
- C) 10
- D) None of these.

Answer: B

20. The instruction cycle consists of

- A) opcode fetch cycle.
- B) opcode fetch cycle and execution cycle.
- C) execution cycle
- D) None of these.

Answer: B

ASSIGNMENT FULL MARKS-100

SECTION-A

(ANSWER ALL QUESTIONS)

Short answer type question:

2*8=16

- a) What are the different types of addressing modes in 8085 microprocessor?
- b) Which opcode is used to transfer and which opcode is used to retrieve the data from main memory to stack memory?
- c) How many no. of machine cycles are required to execute the instruction MVI A, 47?
- d) Give some example of I/O and machine control group instruction.
- e) Explain the terms opcode and operand in an instruction with example.
- f) Draw the table of status code of 8085 microprocessor and indicate the read, write, halt and fetch operation.
- g) What is the function of program counter in 8085 microprocessor.
- h) Explain the different registers in 8085 microprocessor.

SECTION-B

Focused answer type question:

6*6=36

- a) What is interrupt operation? What are the different interrupt pins in 8085 microprocessor and how they work?
- b) Explain the status flag of the 8085 microprocessor.
- c) What is timing diagram? Draw the timing diagram of $MVIA, B$.
- d) Write a program to convert a binary code to gray code.
- e) Explain the T-states in opcode fetch cycle and execution cycle.
- f) Explain some important features of 8085 microprocessor.

SECTION-C

Long answer type question:

16*3=48

- a) With proper sketch describe the internal architecture of 8085 microprocessor.
- b)
 - (i) Explain the terms stack and sub-routine. Suppose the data content of main memory, $BC = 2050_H$, $DE = 1234_H$, $HL = 2640_H$. Write a program to initialize the stack memory address at 9080_H and transfer the data from main memory to stack memory and retrieve it.
 - (ii) If the external clock frequency is 5 MHz then how much time the processor will take to execute an operation,
 - $MVIA, 30$
 - $MOVA, B$
 - $LXI H, 9105$
 - $ADDB$
- c)
 - (i) Write an assembly language program for 8-bit multiplication resulting a 16-bit number.
 - (ii) Draw the timing diagram of $LXI H, 9100$ if the data content in the register is 0756_H .


MODULE-2:8086MICROPROCESSORS

Important features of 8086 Microprocessor:

- It is a 16-bit processor that means its data line is 16-bit and address line is 20-bit.
- It consists of 40-pin IC chip and operates at +5VDC.
- It can operate in 3 different clock frequencies i.e. 5MHz, 8MHz and 10MHz.
- It consists of 9 active status flags out of which 6 are conditional flag and 3 are control flag.

8085	8086
<ol style="list-style-type: none"> 1. The 8085 microprocessor is an 8-bit processor that means its data line is 8 bit and address line is 16 bits. 2. It operates in 3-5MHz clock frequency. 3. It consists of 5 active status flags. 4. It consists of single unit and there is no division in architecture takes place. 5. It consists of single mode and basically used for simple input output operation. 	<ol style="list-style-type: none"> 1. It is a 16-bit processor or that means its data line is 16 bit and address line is 20 bits. 2. It can operate in 3 difference CLK frequencies i.e. 5MHz, 8MHz, 10MHz. 3. It consists of 9 active status flags out of which 6 are conditional flag and 3 are control flag. 4. The total internal architecture can be divided into 2 different units they are the bus interface unit and execution unit. 5. It can operate in 2 different modes i.e. minimum mode and maximum mode.

Pin diagram of 8086 Microprocessor:



Pin description for 8086 Microprocessor:

It consists of 40 pins and operates at +5VDC.

GND

- There are two ground pins in the 8086, pin 1 and pin 20.

AD0toAD19

- Pinno-2 to pinno-16 and pinno-39 are both used as data line and address line (AD0 to AD15).
- Pinno-38 to pinno-35 are used only for the address line (AD16 to AD19).

NMI

- Pinno-17 is used for Non-Maskable Interrupt Request.
- The function of NMI pin is same as that of trap pin of 8085 microprocessor.
- This pin is basically used for interrupt operation i.e. to stop the current program and jump to some other program and till the completion of that specific program, the processor cannot return by to the original program.

INTR

- Pinno-18 is used as Interrupt Request pin.
- This pin is used to receive an interrupt request signal. It is a type of maskable interrupt.

CLK

- Pinno-19 is used as CLK pin.
- This pin tells about the clock pulse.
- Through this pin we can connect to other digital IC pins and basically use to provide square wave pulse or clock pulse or clock frequencies.

RESET

- Pinno.-21 is used as RESET pin.
- By using this pin, the program control returns to FFFF0_H.
- Basically, it is used to restart the processor if the program hangs in between.

READY

- Pinno.-22 is used as READY pin.
- This is an acknowledgment signal from the lower I/O devices or memory.
- When high, it indicates that the device is ready to transfer data, else the microprocessor is in the wait state.

TEST'

- Pinno-23 is used as **TEST'** pin.
- This is also an active low signal. This pin is used for wait instruction when the 8086 is connected with the 8087 microprocessors.

- Normally the processor speed is fast and I/O device speed is slow. So, sometimes we are transferring the data to the processor but the data does not reach to the processor. So, in that case the processor goes to wait state and READY pin becomes **LOGIC 0** or deactivated so in that case the **TEST'** pin becomes activated i.e. **TEST'=0** and **TEST=1**. So, the processor goes to wait state.
- Again, when the data reach the processor then READY pin becomes activated or tends to **LOGIC 1** and **TEST'** pin becomes deactivated i.e. **TEST'=1** and **TEST=0**.
- READY pin is opposite of **TEST' pin**.

Minimum and maximum Mode Pins-

Total 8 pins, from Pin 24 to pin 31 work differently for different modes (maximum or minimum).

❖ Minimum mode

- For simple output operation the 8086 microprocessor can operate in minimum mode and in that case the $MN/MX' = 1$ i.e. $MN' = 1$, $MX = 0$, $MX = 0$, where MN is minimum mode and MX is maximum mode and, in that case, the minimum mode pins get activated.
- The minimum mode pins are **HOLD, HLDA, WR', DT/R', DEN', ALE, INTR', M/IO'**.

HOLD & HLDA

- ◆ Pin no-30 is used as HLDA and pin no-31 is used as HOLD pin.
- ◆ Once the HOLD pin is activated then the processor will not allow any external data to interfere the current program and if the hold is successfully activated then the processor will send an acknowledge message through the HLDA pin.

WR'

- ◆ Pin no-29 is used as WR' pin.
- ◆ It is used for write operation ($WR' = 0$, $WR = 1$).

M/IO'

- ◆ Pin no-28 is used as memory/input output pin.
- ◆ If the data is transferred within the processor then it is a memory operation.

DT/R'

- ◆ Pinno-27 is used as DT/R' pin (Data transfer and receiver pin).
- ◆ If the DT/R'=1, DT=1, R'=1, R=0, then in that case it is a data transfer or write operation and the data transferred from the processor to the external IO device.
- ◆ If the DT/R'=0, DT=0, R'=0, R=1, then in that case it is a data receiver or read operation and the data received from the external IO device to the processor.

DEN'

- ◆ Pinno-26 is used as DEN' (Data Enable) pin.
- ◆ It is basically used to check the validity of the data.

ALE

- ◆ Pinno-25 is used as ALE (Address Latch Enable) pin.
- ◆ It is basically used to separate the address from the address and data bus.

INTA'

- ◆ Pinno-24 is used as INTA' (Interrupt acknowledgement) pin.
- ◆ If the interrupt is activated then the processor will send an acknowledge message through INTA' pin i.e. INTA'=0, INTA=1.

❖ Maximum mode

- For multipurpose operation when more than 1 IC chips are used then the 8086 microprocessors can operate in maximum mode and in that case the MN/MX'=0 i.e. MN=0, MX'=0, MX=1.
- Maximum mode pins are **QS₁, QS₀, S₀', S₁', LOCK', RQ'/GT₁, RQ'/GT₀**

QS₁ and QS₀

- Pinno-24 and 25 are used as QS₁ and QS₀ pin respectively.

- These are queue status signals and are available at pin 24 and 25. These signals provide the status of instruction queue. Their conditions are shown in the following table –

QS ₀	QS ₁	Status
0	0	No operation
0	1	First byte of opcode from the queue
1	0	Empty the queue
1	1	Subsequent byte from the queue

S₀', S₁', S₂'

- These are the status signals that provide the status of operation, which is used by the Bus Controller 8288 to generate memory & I/O control signals. These are available at pin 26, 27, and 28. Following is the table showing their status –

S ₂	S ₁	S ₀	Status
0	0	0	Interrupt acknowledgement
0	0	1	I/O Read
0	1	0	I/O Write
0	1	1	Halt

1	0	0	Opcodefetch
1	0	1	Memoryread
1	1	0	Memorywrite
1	1	1	Passive

LOCK

- When this signal is active, it indicates to the other processors not to ask the CPU to leave the system bus. It is activated using the LOCK prefix on any instruction and is available at pin 29.

RQ/GT₁ and RQ/GT₀

- These are the Request/Grant signals used by the other processors requesting the CPU to release the system bus. When the signal is received by CPU, then it sends acknowledgment. RQ/GT₀ has a higher priority than RQ/GT₁.

RD'

- Pinno-32 is used as RD' pin.
- It is a read signal used for read operation. It is also an active low signal.

MN/MX'

- Pinno-33 is used as MN/ MX'
- This pin is used for minimum or maximum mode of the microprocessor. When this pin is 1, the microprocessor works in minimum mode, and when the pin is at 0, the maximum mode is followed.

BHE'/S7

- Pinno-34 is used as BHE' pin.
- BHE stands for Bus High Enable. It is an active low signal, i.e. it is active when it is low. It is used to indicate the transfer of data over the higher order data bus (D8 to D15).

- BHE' decides whether the data bus will carry 16-bit data or 8-bit data. When BHE' is enabled (i.e. 0), then the bus will carry 16-bit data, else only 8-bit data through the lower order data bus lines. It is multiplexed with status pin S7.

VCC


- Pinno-40 is used as VCC pin.
- Through VCC pin +5VDC supply is provided to the IC.

INTERNAL ARCHITECTURE OF 8086 MICROPROCESSOR

The total internal architecture of 8086 microprocessor can be basically divided into two different units.

1. Bus Interfaces Unit (BIU)

2. Execution Unit (EU)



1. BusInterfaceUnit(BIU):

- It is responsible for transfer of data and address between the processor, memory and input output device.
- It receives the data from the IO device and stores the data in a 6 bytes instruction queue in FIFO sequence and this data is transferred to the execution unit for arithmetic and logical operation.
- The function of different units of bus interface unit are

6 bytes instruction queue

- Its function is to receive 6 no. of 8 bit data at a time and store the data in it and then this data can be transferred to execution unit for performing arithmetic and logical operation i.e. execution operation.
- The data is received from IO device to the 6 bytes instruction queue in FIFO sequence.

Segment register


- There are 4 segment registers
 - Code segment register (CS): It is basically used to store the opcode of an instruction.
 - Data segment register (DS): It is basically used to store the operand of an instruction.
 - Extra segment register (ES): It is basically used to store the character or string instruction such as consonant, vowel, character etc.
 - Stack segment register (SS): Stack is a set of memory locations whose address is different from main memory address.
 - ✓ We can transfer the data from main memory to stack memory by push instruction and we can receive the data from stack memory to main memory by pop instruction. So, segment register is basically used to store the stack memory value.
 - ✓ To locate a particular memory address, we take the help of stack pointer and given by the command `LXI SP 9605H`.

Instruction pointer (IP)

- Its function is same as that of program counter of 8085 microprocessor and is basically used to check whether the address for next instruction is available or not. So, it stores the OFF-SET address.

Bus control and address generation

- It is basically used to generate 20 bits effective memory address or physical memory address.
- One address is generated from the segment register which is of 16 bit and when the address goes to the bus control and address generation it gets multiplied by the multiplier circuit of value 10_H . So, at the output we get a segment address of 20 bit.
- Another address is generated from the instruction pointer which is of 16 bit and is known as OFF-SET address or assembly line address.
- So, when this address goes to the bus control and address generation, it gets added of with the help of adder circuit which is present inside the bus control and address generation.
- Hence the 20-bit segment address is added up with the 16-bit IP address with the help of adder circuit and at the output we get a 20-bit effective memory address or physical memory address.
- **Effectivememoryaddress(EMA) or Physical memory address(PMA) = Segment address * 10_H + Instruction pointer**
- The block diagram of physical address generation is shown as follows.



[Block diagram of physical address generations]

2. Execution Unit (EU):


- The execution unit receives the opcode of an instruction from the 6-byte instruction queue, decodes it, and performs the arithmetic and logical operation and stores the result.
- The function of different units of execution units are

ALU

- It is basically used to perform the arithmetic and logical operation such as addition, subtraction, multiplication, division, increment, decrement, comparison.
- After the arithmetic and logical operation, the result is checked by the status flag.

Status Flag

- The status flags are basically used to check whether the result is right or wrong.
- Accordingly, in 8086 microprocessor there are 9 active status flags out of which 6 are conditional flags and 3 are control flags.



✚ **Conditional flag:** Conditional flags are those where the output depends upon the input. The conditional flags are Sign flag, zero flag, Auxiliary flag, Parity flag, Carry flag and overflow flag.

- **Sign flag:** After the arithmetic operation if the result is negative then sign flag is tends to logic 1 otherwise it will tend to logic 0.
- **Zero flag:** After the arithmetic operation if the result is zero then zero flag will tend to logic 1 otherwise it will tend to logic 0.
- **Auxiliary flag:** After the arithmetic operation if there is a carry from 3rd to 4th bit then auxiliary carry will tend to logic 1 otherwise it will tend to logic 0.
- **Parity flag:** After the arithmetic operation if the result of the sum contains even no. of 1's then parity flag will tend to logic 1 otherwise it will tend to logic 0.

- **Carry flag** : After the arithmetic operation if the result is more than 8 bit then there will be a carry from 7-8 bits so carry flag will tend to logic 1 and in case of 16 bit operation if there is a carry from 15 to 16 bit the carry flag will tend to logic 1 otherwise it will tend to logic 0.
- **Overflow flag**: After the arithmetic operation if the result is more than 16 bits, in that case the data cannot be stored in accumulator or destination register. So, in that case the overflow flag will tend to logic 1 otherwise it will tend to logic 0.


So, in conditional flag the output is dependent on the input

✚ **Control flag**: The control flags are basically used for control-oriented activities such as to stop the program, set or reset the operation, status flag manipulation, interrupt operation. So, in this case it is used for control-oriented activity and here the output does not depend upon input. The control flags are Directional flag, Interrupt flag, Trap flag.

- **Directional flag**: In case of character or string operation in that case the directional flag will tend to logic 1 otherwise it will tend to logic 0.
- **Interrupt flag and Trap flag**: These two flags are basically used as interrupt operation.

Resistors

- There are two types of register in 8086 microprocessor such as General-purpose register and Special purpose register.



✚ **General-purpose register:** The general-purpose register are A_H and A_L i.e. A_H higher order and A_L lower order. Similarly, B_H and B_L , C_H and C_L , D_H and D_L respectively. Each register can store individually 8 bit of data and combine form it can store 16 bit of data so,

$$A_H + A_L = A_X(16\text{bit})$$

$$+ B_H = B_X(16\text{ bit})$$

$$+ C_L = C_X(16\text{ bit})$$

$$D_H + D_L = D_X(16\text{bit})$$

e.g. **MOV AH, 08H** - Move immediately the data 08 to A_H register.

MOVAL, 08H - Move immediately the data 08 to A_L register.

MOVAX, 1264H - Move the 16-bit data 1264H to A_X register.

- Since these registers are commonly used for storing the data temporarily for any arithmetic and logical operation so these are known as general-purpose register.

✚ **Special purpose register:** The special purpose registers are Stack pointer (SP), Base pointer (BP), Source index register (SI), Destination index register (DI). These are known as special purpose register because they are used for some specific operation and these are 16-bit registers.

- **Stack pointer (SP):** Through stack pointer we can locate to a particular stack pointer address e.g. **LXI SP, 9505H**.
- **Base pointer (BP):** It is basically use to store the OFF-SET address (value of instruction pointer address).
- **Source index register (SI):** It is basically used to store the string address e.g. **MOVSI, [2000H]** - Move the OFF-SET address 2000H to SI register.
- **Destination index register (DI):** It is basically used to store the end address e.g. **MOV DI, [2005H]** - Move immediately the OFF-SET address 2005H to DI register.

INSTRUCTION SETS OF 8086 MICROPROCESSORS

Instructions are sets of commands given to the processor to perform a specific operation accordingly in 8086 microprocessor the total instruction set can be divided into 8 different types according to type of operation it performs. The instructions are;

1. Data transform instruction
2. Arithmetic instruction
3. Logical instruction
4. Branch control instruction
5. Iteration control instruction
6. Interrupt instruction
7. Processor control
8. String instruction

1. **Data transform instruction:** It is basically used for transferring the data from one register to another register or register to memory without changing the content. E.g. MOV AX, BX - Move the content of BX register to AX register. MOV AX, 1234_H - Move the 16-bit data 1234_H to A_X register.
2. **Arithmetic instruction:** These are basically used for arithmetic operations such as addition, subtraction, multiplication, division, increment, decrement etc. In this case the final result may change.
3. **Logical instruction:** These instructions are basically used for logical operation such as ANA (AND), ORA (OR), XRA (XOR), CMP (COMPARE) etc.
4. **Branch control instruction:** The instruction under this group are basically used for conditional or unconditional jump operation.
E.g.
JNZ - Jump if the counter data in the register C is not zero to label loop.
JNC - Jump if there is no carry or borrow to label loop.
5. **Iteration control instruction:** These instructions are basically used in label portion for loop operation.
E.g. LOOP, CALL, AHEAD, STOP.
6. **Interrupt instruction :** The instruction under this group are basically used for interrupt operation that means to stop the current program and jump to some other program which is required at the specific moment of time and after the completion of that specific program the processor can again return back to the original program and these are given by through certain software instructions such as INT, INT₀, INT₁, INT₂, INTR.

7. Processor control: The instruction under this group are basically used for status flag manipulation and for machine control operation.

E.g. *CLC* - Clear the carry bit.

CLD - Clear the directional flag.

STC - Set the carry bit to logic 1.

STD - Set the directional to logic 1.

CMC - Complement of carry bit.

HALT

PUSH

POP

8. String instruction: String is a series of bytes or series of words stored in a sequential memory location.

In 8085 microprocessor there are certain instructions which are basically used to move or store a string of data bytes.

E.g. *MOVS* - Move the string (single bit). *MOV*

SP - Move the string of data bytes. *CMP S* - Comparison of string.

CMPSP - Comparison of string of data bytes.

ADDRESSING MODE OF 8086 MICROPROCESSOR

It is the technique through which we are specifying data for operation or how the operand data is specified accordingly in 8086 microprocessors. There are 8 different addressing mode according to the type of operation it performs.

1. Register addressing mode
2. Immediate addressing mode
3. Direct addressing mode
4. Register indirect addressing mode
5. Base addressing mode
6. Index addressing mode
7. Base index addressing mode
8. Base index and displacement

1. **Register addressing mode:** In this type of addressing mode the operand data is not directly specified in the instruction itself but it is specified by some register.

E.g. *MOV AX, BX* - Move the content of BX register to AX register.

MOV AH, AL - Move the content of AL register to AH register.

2. **Immediate addressing mode:** In this type of addressing mode the operand data is directly specified in the instruction itself.
 E.g. *MOV AH, 08_H* - Move immediately the data 08_H to AH register.
MOV AX, 1264_H - Move the 16-bit data 1264_H to AX register.
3. **Direct addressing mode:** Indirect addressing mode the operand address is directly specified in the instruction itself.
 E.g.
MOV AX, [9000_H] - Move the content of memory address 9000_H to AX register.
MOV BX, [9001_H] - Move the content of memory address 9001_H to BX register.
4. **Register indirect addressing mode:** In this type of addressing mode the operand data is not directly transferred to the accumulator; at first it is stored in some memory address and then transferred to the accumulator.
 E.g. *MOV BX, [9001]* *MOV*
 AX, BX
5. **Base addressing mode:** In this type of addressing mode the operand address is one of the contents of base pointer or stack pointer. Basically, it stores the OFF-SET value of the instruction pointer.
 E.g. *MOV BX, [9005_H]* - Move the content of the memory address 9005_H to BX register base pointer.
6. **Index addressing mode:** It is basically used to store the string address or the end address. The source index register is used to store the starting address and destination index register is used to store the end address.
 E.g.
MOV SI, [9000_H] - Move the content of memory address 9000_H to the SI register.
MOV DI, [9005_H] - Move the content of memory address 9005_H to DI register.
7. **Base index addressing mode:** In this mode the operand OFF-SET is the sum of the content of base register or BX and index register SI or DI.
 E.g.
MOV AX, [BX+SI] - Move the content of base pointer or stack pointer and the source index value to AX register or accumulator.
MOV AX, [BX+DI] - Move the sum of the content of base register and destination index register value to accumulator.
8. **Base index and displacement:** In this addressing mode the operand OFF-SET is the sum of the content of base pointer + SI or DI + 8-bit or 16-bit displacement value.
 E.g. *MOV AX, [AX+SI+08_H]*

PROGRAMIN8086 MICROPROCESSORS

Program to find largest no. of data array:-

<u>LABEL</u>	<u>MNEMONICS</u>	<u>OPERAND</u>	<u>COMMENT</u>
	MOV	AX, 0000	Move the 16-bit data 0000H to accumulator or AX register.
	MOV	SI, [7400]	Move the content of the memory address 7400H to SI register.
	MOV	CX, SI	Move the content of SI register to CX register which is basically used to store the counter data.
BACK	INC	SI	Increment the content of source index register by next bit to provide the next counter data.
	INC	SI	Increment the content of the source index address by next bit to provide the next value.
	CMP	AX, (SI)	Compare the content of AX register with SI register where AX acts as accumulator in 8086 microprocessors.
	JA	NEXT	Jump if the no. in AX register is greater than SI register to level next.
	MOV	AX, (SI)	Move the content of SI register to AX register.
NEXT	LOOP	BACK	Go to the label back till the counter data in SI register reaches the highest value.
	MOV	(7565), AX	Move the content of AX register to memory address register to memory address.
	INT	2F	
	END		

DATA:

7400-05	7403-83	7406-39	7409-84	RESULTAX=9630
7401-00	7404-58	7407-46	740A-30	
7402-41	7405-72	7408-53	740B-96	

Program to find smallest no. from data array:-

<u>LABEL</u>	<u>MNEMONICS</u>	<u>OPERAND</u>	<u>COMMENTS</u>
	MOV	AX,FFFF	Move the highest value FFFF _H to AX register.
	MOV	SI, [7400]	Move the content of memory address 7400 _H to SI register.
	MOV	CX, (SI)	Move the content of SI register to CX register which is basically used for counter operation.
BACK	INC	SI	Increment the content of SI by next bit to provide the next counter data.
	INC	SI	Increment the content of SI address by next bit to provide the next data.
	CMP	AX, (SI)	Compare the content of AX register with the SI register.
	JB	NEXT	Jump with borrow and carry.
	MOV	AX, (SI)	Move the content of SI register to AX register.
NEXT	LOOP	BACK	Go to the label back till the counter data of SI register or CX register has reach the highest value.
	MOV	(7565),AX	Move the content of AX register to the memory address 7565 _H and 7566 _H .
	END		
DATA:			
7400-05	7406-39	7565-39	RESULTAX=4639
7401-00	7407-46	7566-46	
7402-41	7408-53		
7403-83	7409-84		
7404-58	740A-30		
7405-72	740B-96		

MINIMUM MODE CONFIGURATION OF 8086 MICROPROCESSOR

When the single processor is used, then the 8086 microprocessor operates in minimum mode. $\overline{MN}/\overline{MX}'$ tends to logic 1 i.e. $\overline{MN}=1$, $\overline{MX}'=1$, $\overline{MX}=0$.

So, for simple input output operation or when a single processor is used then the 8086 microprocessor operates in minimum mode and in that case the control signal pins which are attached to minimum mode get activated. The control signal pins are \overline{RD}' , \overline{WR}' , ALE, $\overline{IO}/\overline{M}'$, HOLD, \overline{HLDA} , \overline{DEN}' .

The different units which are attached to the minimum mode control pin to perform different memory read and IO read, IO write operation is known as minimum mode configuration.

The different units are:

i. Latches:

- There are 2 to 3 latches present and these latches are octal in nature that means each latch can store 8 bits of data so the two latches can store 16 bits of data and 3 latches can store 20 bits of address.
- Latches are temporary storage device or flipflop.
- The ALE signal is connected to the latches and its function is to separate the address from address and data bus.
- The bus high enable pin is also attached to the latches and its main function is to check the validity of address and the address and data line are also attached to latches.

ii. Transceiver:

- Transceiver means transfer and reception of data.
- Through the transceiver we can transfer the data from the processor to the IO device and in that case the $\overline{DT}/\overline{R}'$ tends to logic 1 i.e. $\overline{DT}=1$, $\overline{R}'=1$, $\overline{R}=0$.
- If $\overline{DT}/\overline{R}'$ tends to logic 0 then $\overline{DT}=0$, $\overline{R}'=0$, $\overline{R}=1$ so read operation is performed i.e. data is received from the IO device to processor.
- Data enable pin is also attached to the transceiver and its main function is to check the validity of the data.

iii. RAM:

- It is known as random access memory.
- It temporarily stores the data and it is volatile in nature that means if the power supply is OFF the data gets deleted.
- Here we can perform both read and write operation.

iv. EPROM:

- EPROM-ErasableProgrammableReadOnlyMemory.
- Itisnon-volatileinnature andisusedtostorethelibraryfunction.
- Itisonlyusedforreadoperation.

v. IOdeviceorperipheraldevice:

- Itisbasicallyusedforprovidinginputdatatotheprocessor.
- In minimum modesingle processorisusedsoasingle IOdevice isconnectedto processor.

vi. Clockgenerator:

- It is basically used for providing input clock frequency to the processor so that we can check how much time the processor will take to execute an operation.
- Itcanvaryfrom5MHz to10MHz.




Fig. 10.2 Typical minimum mode configuration

Timing diagram of minimum mode operation of 8086 microprocessor:




Fig. 10.7 (a) Input (read operation)




Fig. 10.7 (b) Output (write operation)

MAXIMUM MODE CONFIGURATION OF 8086 MICROPROCESSOR

For multipurpose operation the 8086 microprocessors can operate in maximum mode and in that case the MN/\overline{MX}' pin tends to logic 0 i.e. $MN=0$, $\overline{MX}'=0$, $MX=1$.

In maximum mode operation multiple RAM, multiple ROM, multiple IO devices are attached to the processor to perform different memory read and memory write and IO read and IO write operation.

In maximum mode operation bus controller i.e. 8288 is used because the control signals which are required to perform different read/write operations such as \overline{RD}' , \overline{WR}' , $\overline{IO}/\overline{M}'$ are not available in maximum mode. So, if we are using a bus controller then all the control signals which are required to perform different read/write operations are resent in this bus controller.

Through this bus controller we can connect to multiple or different RAM, ROM, IO devices to perform different read/write operations and this bus controller is indirectly controlled by the status signal pin i.e. s_0' , s_1' , s_2' of maximum mode control pins.

S_2	S_1	S_0	Status
0	0	0	Interrupt acknowledgement
0	0	1	I/O Read
0	1	0	I/O Write
0	1	1	Halt
1	0	0	Opcode fetch
1	0	1	Memory read

1	1	0	Memorywrite
1	1	1	Passive

The different units which are attached to the maximum mode pins to perform different read write operations are

1. Multiple latches:

- Latches are temporary storage device and acts as a flipflop.
- Multiple latches are used to separately store the address and the data.

2. Transceiver:

- Basically, used for transfer and reception of data to multiple RAM, multiple ROM and multiple IO devices.

3. 8288 bus controllers:

- These bus controllers are basically used for performing different read, write and IO operation with the help of control signals such as MRDC', MWTC', IORC', IOWC' etc.

4. Multiple RAM:

- It is known as random access memory.
- It temporarily stores the data and it is volatile in nature that means if the power supply OFF the data gets deleted.
- Here we can perform multiple read and write operation.

5. Multiple EPROM:

- EPROM-Erasable Programmable Read Only Memory.
- It is non-volatile in nature and is used to store the library function.
- It is only used for multiple memory read operation.


6. Multiple IO devices:

- It is basically used for providing multiple input data to the processor.

- In maximum mode multiple processors is used so a multiple IO device is connected to processor.

7. Clock generator:

- It is basically used for providing input clock frequency to the processor so that we can check how much time the processor will take to execute an operation.
- It can vary from 5MHz to 10MHz.



Maximum Mode 8086 System.

Timing diagram of 8086 microprocessor




Fig. 10.10 (a) Input (read operation)




Fig. 10.10 (b) Output (write operation)

Five types of defined interrupts are:

1. TYPE-0 or Divided by zero error interrupt
2. TYPE-1 or Single step interrupt
3. TYPE-2 or Non-maskable interrupt
4. TYPE-3 or Breakpoint interrupt
5. TYPE-4 or Overflow interrupt

1. **TYPE-0 or Divided by zero error interrupt:** In case of division operation if the quotient value is very large or more than the destination register value or more than 16-bit so in that case the divided by zero interrupt will get activated to indicate that the result is more than the destination register value and the result cannot be stored in accumulator.
2. **TYPE-1 or Single step interrupt:** If this interrupt is activated then it will check the program step by step so it acts as an interpreter.
3. **TYPE-2 or Non-maskable interrupt:** If this interrupt is activated then in case of system power failure or AC power failure then the data will not get deleted.
4. **TYPE-3 or Breakpoint interrupt:** If the interrupt is activated then the processor will stop the current program and jump to some other program which is required at that specific moment of time after the completion of that specific program. The processor can again return back to the original program.
5. **TYPE-4 or Overflow interrupt:** In case of any type of arithmetic operation such as multiplication, addition, subtraction etc. if the result is more than the destination register value or more than 16-bit or the result is very large, in that case the overflow interrupt will get activated and tends to logic 1 to indicate that the result is very large and cannot be stored in accumulator.

Multiple choice question answer:

1. The 8086 up is _____bitsprocessor.

- A) 8bits
- B) 10bits
- C) 16bits
- D) 32bits

Answer: C

2. The 8086 up has a _____byte instruction queue.

- A) 6byte
- B) 2byte
- C) 4byte
- D) 8byte

Answer: A

3. The total internal architecture of 8086 up is divided into

- A) ALU and Timing control unit
- B) Bus interface unit and execution unit
- C) Instruction queue and ALU
- D) Segment register and IP.

Answer: B

4. The Bus control and address generation generates

- A) 20-bit address line.
- B) 16-bit
- C) 24-bit
- D) 12-bit.

Answer: A

5. The no. of addressing modes in 8086 up is

- A) 8.
- B) 5.
- C) 6.
- D) 4.

Answer: A

6. The no. of instruction sets in 8086 up is

- A) 8.
- B) 6.
- C) 5.
- D) 4

Answer:A

7. The no.Ofstatusflagsin8086 upis

- A) 6.
- B) 8.
- C) 9.
- D) 5.

Answer:C

8. Thestatusflagof8086 upisdividedinto.

- A) conditionalflagandcontrolflag
- B) conditional flag and trap flag.
- C)conditionalflagandinterruptflag.
- D)controlflagandinterruptflag.

Answer: A

9. Theno.Ofconditionalflagsare.

- A)4.
- B)5.
- C)8.
- D)6.

Answer:D

10. Theno.Ofcontrolflagsare.

- A)3.
- B)5.
- C)6.
- D)8.

Answer:A

11. Theno. ofinterruptsin8086upis

- A) 256
- B) 255
- C) 200
- D) 5.

Answer:A

12. TheNMIinterruptis

- A) TYPE 2
- B) TYPE1.
- C) TYPE 3
- D) TYPE O.

Answer:A

13. The single step interrupt is _____.

- A) TYPE 0.
- B) TYPE2.
- C) TYPE 1.
- D) Noneofthese

Answer: C

14. The Dividebyzeroerror interrupt is _____.

- A) TYPE0
- B) TYPE1
- C) TYPE 2
- D) TYPE 3

Answer:A

15. TheBreakpointinterruptis

- A) TYPE 3.
- B) TYPE0.
- C) TYPE 1.
- D) TYPE 2.

Answer:A

16. Theaddresslineof8086 upis

- A) 20bit.
- B) 16bit.
- C) 24bit.
- D) Noneofthese

Answer: A

17. The8086up operatesat

- A) 12VDC.
- B) 5V DC.
- C) 220VAc.
- D) Noneofthese

Answer: B

18. The minimum mode is used _____.

- A) multimodeoperation
- B) complexoperation.
- C) morethan one processorisattached.
- D) simpleinputoutputoperation.

Answer: D

19. Themaximummodeisusedfor_____.

- A) simple input output operation.
- B) multipurpose operation.
- C) logical operation.
- D) none of these.

Answer: B

20. The instruction cycle consists of _____.

- A) execution cycle.
- B) opcode fetch cycle and execution cycle.
- C) opcode fetch cycle
- D) none of these

Answer: B

ASSIGNMENT FULL MARKS-60

SECTION-A

Short answer type question:

2*4=8

- a. What are the maximum mode control signal pins?
- b. What are the general-purpose registers of 8086 microprocessor?
- c. What is stack and stack pointer?
- d. How many status flags are in 8086 microprocessors among them? What are the conditional flags and control flags?

SECTION-B

Q.2 Focused answer type question:

6*6=36

- a. Explain the minimum mode configuration of 8086 microprocessor.
- b. Explain the opcode fetch cycle of minimum mode configuration.
- c. Explain the maximum mode configuration of 8086 microprocessor.
- d. Write the program to find the largest no. from the data array using 8086 microprocessors.
- e. Explain the interrupts of 8086 microprocessor.
- f. Explain the addressing modes of 8086 microprocessor with suitable examples.

SECTION-C

Q.3 Long answer type question:

16*1=16

- a) Explain the internal architecture of 8086 microprocessor with suitable diagram. Write a program to find smallest no. from data array using 8086 microprocessors.
- OR
- b) Explain the instruction set of 8086 microprocessors. Draw the timing diagram of read cycle of minimum mode configuration for 1 byte instruction.

MODULE-3:INTERFACINGDEVICES

Introduction:


The main function of interfacing device is that,

- It matches the processor's speed with IO device speed so that our data will not get lost. Normally the processor's speed is fast and IO speed is slow so if we are using an interfacing device then it matches the processor speed with IO device speed.
- It obeys the ASCII (American Standard Code for Information Interchange) or alpha numeric code.
- It acts as a voltage regulator so that our appliance will not get burnt.
- Through the interfacing device instead of transferring the data directly to the processor we can indirectly store in the interfacing device and we can transfer it to the processor. So, in this way we can avoid over burden of the processor.
- Through the interfacing device we can connect multiple IO device so in this way we can receive data from multiple IO devices and then we can transfer into the processor.
- The various interfacing devices are:
 1. 8255 PPI (Programmable Peripheral Interface)
 2. 8257 DMA (Direct Memory Access)
 3. 8259 PIC (Priority Interrupt Controller)
 4. 8251 USART (Universal Synchronous Asynchronous Receiver Transmitter)

1. 8255PPI (Programmable Peripheral Interface):

- It consists of 40 pins and operates at +5VDC.
- It is known as programmable peripheral interface because through certain control word bit which is present inside the read write logic section of PPI.
- We can control the ports and mode of operation that means we can make any port as input or output port and through this port we can transfer the data from the processor to the external device or we can receive the data from the IO device to the processor.

Pin diagram of 8255 PPI:



Pin description of 8255 PPI:

Port: Out of 40 pins, 24 pins are used for ports. There are 3 ports through which we can transfer and receive data.

- a) **PortA(P_{A0}-P_{A7}):**Pinno.-3,2,1,40,39,38,37,36.
- b) **PortB(P_{B0}-P_{B7}):**Pinno-18to pinno-25
- c) **PortC:**
 - i. PortCupper(P_{C4}-P_{C7}):Pinno-13toPinno-10
 - ii. PortClower(P_{C0}-P_{C3}):Pinno-14toPinno-17

RD': Pinno-5isusedforreadoperationif RD'=0,RD=1.

CS': Pin no-6 is used as cheap selection pin. If CS'=0, CS=1, then the control signal pins are get activated.

GND:Pinno-7isusedasgroundpin.

A₁& A₀: Pin no-8 & pin no-9 is used as A₁&A₀ respectively. These 2 pins are control signal pins used for controlling the ports and modes operations.

V_{CC}:Pinno-26isused assupplypin.+5VDCissupplytotheICthroughV_{CC}pin.

D0toD7:Pinno-34topinno-27isusedasdatalinepins(D0toD7)whichisof8-bitsand these pins are bidirectional through which we can transfer and receive the data.

Reset:Pinno-35isusedasresetpin.Itisbasicallyusedtorestarttheprocessor.


WR':Pin no-36isusedforwriteoperationifWR'=0,WR=1.

INTERNAL ARCHITECTURE OF 8255 PPI:

- Itisknownas8255programmableperipheralinterfacesbecausethroughcertaincontrol word bits we can control the ports and modes of operation.
 - Thetotalinternalarchitectureof 8255PPIcanbedividedinto3differentunitsthey are:
 - a) Ports
 - b) Databus buffer
 - c) Readwritecontrollogicsection
- a) Ports:** In 8255 PPI there are 3 parts i.e. Port A, Port B & Port C and the port C is alsodividedinto2typesi.e.Port Clowerand Port Cupper.Eachport can transfer or receive 8-bits of data and can operated in 3 different modes.
- i. Mode-0:** In this mode of operation there no combination of ports takes place and all the ports behaves as simple input output ports i.e. Port A can transfer individually 8-bit of data, Port B can transfer 8-bit of data and Port C upper & Port C lower can transfer individually 4 bits of data.


- ii. **Mode-1:** In this mode of operation there is combination of code takes place i.e. Port A combines with Port C upper and Port B combines with Port C lower to transmit 12-bits of data. So, mode-1 is also known as "*Handshaking Mode*", where the combination of ports takes place.
- iii. **Mode-2:** In this mode only Port-A get activated and all other ports get deactivated so, Port A behaves as bidirectional port through which we can transfer or receive the data. This port is controlled by group control that means group controls Port A and Port C upper and the mode of operation. Similarly, group control the Port B and Port C lower and mode of operation.

b) Databus buffer: It is known as bidirectional that means it can transfer and receive data and it consists of 8-bit of data.



c) Read write control logic section: It is basically use for controlling the ports and mode of operation with the help of control word bit which is present inside the

read write logic section and these control word bits are connected to different ports through which it controls the ports that means it can make any port as input or output through the control word data which is of 8-bit.



Q. Make a control word bit for mode-0 operation where port A and port B behaves as input port & port C upper and port C lower output port.

Ans.

7	6	5	4	3	2	1	0
1	0	0	1	0	0	1	0

= 92_H

Q. Make a control word bit for mode-1 operation, port A input, port B output, port C upper input, port C lower output.

Ans.

7	6	5	4	3	2	1	0
1	0	1	1	1	1	0	0

=BC_H

Q. Make a control word bit for mode-2 operation port A behaves as input all other ports are output ports.


Ans.

7	6	5	4	3	2	1	0
1	1	0	1	0	0	0	0

= D0_H

2. 8257DMA (DirectMemory Access):

Pin diagram of 8257DMA



Pin description of 8257DMA

It consists of 40 pins and operates at +5V DC.

IO and IOW

- Pin 1 and Pin 2 are used as IO and IOW operation respectively.

- IO is used for I/O read from I/O device and I/O write for transferring the data from the processor to the I/O device.

MEMR' and MEMW'

- Pinno-3 and pinno-4 is used as memory read and memory write operation respectively.
- If $\text{MEMR}' = 0$ AND $\text{MEMW}' = 1$ then memory read operation occurs.
- If $\text{MEMR}' = 1$ and $\text{MEMW}' = 0$ then memory write operation occurs.

MARK

- Pinno-5 is used for memory acknowledgement pin.
- Through this pin the processor sends an acknowledgement message if a read write operation is performed.

READY

- Pinno-6 is used as ready pin.
- It keeps the processor in active state.
- Normally the processor speed is fast and I/O device speed is slow. So, some time we are transferring the data to the processor but the data has not reached to the processor. So, in that case the ready pin tends to logic 0 and the processor goes to wait state.

HLDA

- Pinno-7 is used as HLDA pin.
- The processor will send an acknowledgement message through the HLDA pin.

ADSTB

- Pinno-8 is used as address strobe pin.
- Its function is same as that of ALE pin of 8085 microprocessor.
- It is basically used to separate the address bus and data bus.

AEN

- Pinno-9 is used as Address Enable pin.
- It is basically used to check the validity of the address.

HRQ

- Pinno-10 is used as Hold Request pin.

- Through this pin the request message for HOLD operation is send to the processor.

CS'

- Pin no-11 is used as cheap selection pin. If $CS'=0$, $CS=1$, then the control signal pins are get activated.

CLK

- Pinno-12is usedas CLK pin.
- This pintellsabouttheclock pulse.
- Through this pin we can connect to other digital IC pins and basically use to provide square wave pulse or clock pulse or clock frequencies.

RESET

- Pinno.-13isusedasRESET pin.
- Byusingthispin,the programcontrolreturnstoFFFF0_H.
- Basically,itisusedtorestarttheprocessorifthe programhangsinbetween.

DAK'

- Thereare4DAK'pinin8257DMAsuchasDAK'₀(pinno-25),DAK'₁(pin no-24), DAK'₂(pin no-14) and DAK'₃(pin no-15)
- TheuseofDAK'pinistosendanacknowledgemessagewhenthe datais successfully accepted by the processor.

DRQ

- Thereare4different DMARequestpinsuchasDRQ₃(pinno-16),DRQ₂(pin no-17), DRQ₁(pin no-18), DRQ₀(pin no-19).
- Throughthese pin4differentIODEVICESARECONNECTTO THE IC chip.

GND

- Pinno-20isusedastheGNDpin.

D₀-D₇

- Pinno-30,29,28,27,26,23,22,21isusedasD₀,D₁,D₂,D₃,D₄,D₅,D₆,D₇ respectively.
- These pinsaredatalinepinswhichisof8bitandbidirectionalinnaturei.e. it can transmit and receive the data.

VCC

- Pinno-31 is used as VCC pin.
- Through VCC pin +5VDC supply is provided to the IC.


A₀-A₇

- Pinno-32,33,34,35,37,38,39,40 is used as A₀,A₁,A₂,A₃,A₄,A₅,A₆,A₇.
- These pins are address line pin which is unidirectional in nature.

TC

- Pinno-36 is used as a trans connected pin.
- This pin is generally kept blank so that through this pin we can connect other digital IC.

INTERNAL ARCHITECTURE OF 8257 DMA:



It is known as DMA (Direct Memory Access) because instead of transmitting the data directly to the processor, we can indirectly store the data from different IO devices and then we can transfer the data to processor to avoid over burden of the processor.

The total internal architecture of 8257/8237 DMA is basically divided into 5 different units

a) 4 Channel

- There are 4 channels of DMA through which we can connect to 4 different IO devices.
- Each channel has got 2 pins i.e. DQR pin and DACK' pin.

b) Priority resolver

- The main function of priority resolver is to check which data has gone 1st from 4 different channels through FIFO sequence and then according to priority basis, the data is transferred to the processor.

c) Data bus buffer

- It is bidirectional, through which we can transfer and receive 8 bits of data.

d) Read/write logic section


- It has the different control signal such as IOW', IOR' etc. through which it can perform different read write operation.

e) Mode set and status word register

- This unit has got different control signals such as ADSTB pin, HLDA, RD', WR' etc. through which it can control the device and can perform different memory read and memory write operations.

3. 8259PIC(PriorityInterruptController)

Pin diagram of 8259 PIC



Pin description of 8259 PIC

It consists of 28 pin IC chip. **CS'**

PIN

- Pinno-1isusedas CS'pin.
- Thispinisusedforchipselectionpurpose.
- IfCS'=0,CS=1,thencontrolsignalsareactivated.

WR' PIN

- Pinno-2isusedasmemorywrite pin.
- IfWR'=0,WR=1,thenchipperformthewriteoperation.

RD'PIN

- Pinno-3is usedas memoryreadpin.
- IfRD'=0,RD=1,thenchipperformthe memorywriteoperation.

D₇-D₀PIN

- Pinno-4to pinno-11are usedfordata linepini.e.D₇-D₀.

- The data line pins are of 8 bit and bidirectional in nature i.e. we can transfer or receive the data.

CASPIN

- Pin no-12, 13 & 15 is used as CAS_0 , CAS_1 & CAS_2 respectively.
- These pins are cascade buffer pin.
- Basically, it is used to increase the interrupt label.
- Normally a single 8259 PIC can connect to 8 different IO devices but through these cascade buffer pin we can increase the interrupt label to 64.

GND

- Pin no-14 is used as the GND pin.

SP/EN'

- Pin no-16 is used as SP/EN' pin.
- When a single 8259 PIC is operating the SP/EN' pin tends to logic 0 i.e. $SP=0$, $EN'=0$, $EN=1$ that means the processor is operating in enable mode
- When 8259 PIC is connected to other PIC then it operates in slave mode that means $SP=1$, $EN'=1$, $EN=0$.

INTPIN

- Pin no-17 is used as interrupt pin.
- Through this pin the data is sent to the processor and if the data is successfully accepted by the processor then the processor sends an acknowledge message through the INTA' pin (Pin no-26) or interrupt acknowledgement pin.

IR₀-IR₇

- Pin no-18 to pin no-25 is used as interrupt request line pin.
- Through this pin the processor can receive 8 no. of interrupt request from 8 different IO device at the same time.


A₀PIN

- Pin no-27 is used as A_0 .
- It is a control signal pin for memory read or memory write operation.
- If $A_0=0$ then processor performs memory write operation and if $A_0=1$ then processor performs memory read operation.

VCC

- Pinno-28isusedasVCCpin.
- ThroughVCCpin+5VDCsupplyisprovidedtotheIC.

INTERNALARCHITECTUREOF8259PIC



It is basically used for interrupt driven operation where a single 8259 PIC can receive 8 no. of interrupt request from 8 different IO devices but in cascade form the interrupt label can be increase to 64.

The total internal architecture of 8259 PIC can be divided into 4 different units. They are

1. Interrupt and control logic section
2. Data bus buffer section
3. Read write logic section
4. Cascade buffer section

1. Interrupt and control logic section

Under this section we have 5 different units, they are,

a. InterruptRequestRegister(IRR)

Through this register we can receive 8 no. of interrupt request from 8 different I/O device through the interrupt request line i.e. IR_0 - IR_7 and the data is stored in this interrupt request register.

b. Priority resolver

The main function of priority resolver is to check which data has got the highest priority by 3 different modes. They are

i. FIFO sequence

In this sequence the data from 8 different I/O devices which is stored in IRR is send to the priority resolver and the priority resolver checks which data has come first depending upon First In First Out (FIFO) sequence and that data is send to in-service register and other data are being blocked or marked by interrupt mask register.

ii. Rotating Priority mode

In this mode a particular sequence is provided to the interrupt request line so that the data from the I/O device is transmitted in that sequence to the interrupt request register and then this data are transmitted to the priority resolver.

iii. Fixed Priority mode

In this mode a particular interrupt request line is provided with highest priority so that the data from these interrupt request lines is transmitted first to the in-service register and other data are provided with lower priority.

iv. Interrupt mask register

Its main function is to block or mask the data which is having lower priority.

v. In-service register

The data which is having highest priority is send to in-service register and then this data is send to the processor through the control logic unit.

c. Data bus buffer

It is bidirectional and it is of 8 bits.

d. Read/write logic section


It has got different control signal pins such as RD' , WR' , A_0 , CS' pin which is basically used for read/write and chip selection operation.

e. Cascade buffer and comparator

Through this unit we can increase the interrupt level up to 64. The different pins are CAS_0 , CAS_1 , CAS_2 or cascade buffer pin which we can be connected to other 8259 PIC and SP/EN' pin is used to check whether the processor is operation in slave mode or enable mode.

8251 USART (Universal Synchronous Asynchronous Receiver Transmitter) Pin

diagram of 8251 USART



Pin description of 8251 USART

It consists of 28 pins and operates at +5V DC.

D₀-D₇

- Pin no-27,28,1,2,5,6,7,8 is used as D₀,D₁,D₂,D₃,D₄,D₅,D₆,D₇ respectively.
- These pins are data line pins and bidirectional in nature.

RXD pin

- Pinno-3 is used as RXD pin.
- It is an input pin or receiver data pin.
- Through this pin the data is received by the processor from the external IO device and then stored in receiver buffer section.

GND pin

- Pinno-4 is used as the GND pin.

TXC' pin

- Pinno-9 is used as transmitter clock pin.
- It is used to control the rate at which the characters are transmitted and it is connected to transmitter control unit and it always keeps it in active mode i.e. $TXC' = 0$, $TXC = 1$.

WR' Pin

- Pinno-10 is used as memory write pin.
- If $WR' = 0$, $WR = 1$, then chip performs the write operation.

CS' PIN

- Pinno-11 is used as CS' pin.
- This pin is used for chip selection purpose.
- If $CS' = 0$, $CS = 1$, then control signals are activated.

C/D' pin

- Pinno-12 is used as control/data pin.
- This pin is used to differentiate between the control signal and data.
- If $C/D' = 0$ then the data lines are activated and if $C/D' = 1$ then the control signals are activated.

RD'

- Pinno-13 is used as memory read pin.
- If $RD' = 0$, $RD = 1$, then chip performs the memory write operation.

RXR DY

- Pinno-14 is used as receiver ready pin.
- These pins are used to inform the processor that the data is ready for transfer to the processor.
- This pin is connected to the receiver control unit.

• **TXRDY**

- Pinno-15 is used as a transmitter ready pin.
- It is an output pin and its function is to inform the processor that the transmitter buffer is ready to transmit the data to the external IO device.

SYNDET/BRKDET

- Pinno-16 is used as a synchronous detect/ baud rate pin.
- This pin is an input/output pin through which we can detect the synchronous data transfer and also, we can measure the baud rate (*The no. of data bits transmitted per unit time*).

CTS'

- Pinno-17 is used as a control and data transfer pin.
- It is used in modem control for checking serial or parallel data transmission.

TXE

- Pinno-18 is used as a transmitter empty pin.
- It is an output pin and it is used to inform the processor that the transmitter control section is empty and it can receive new data.

TXD

- Pinno-19 is used as a transmitter data pin.
- It is an output pin which is connected to the transmitter buffer pin and is basically used to transfer the data to the external IO device.

CLK

- Pinno-20 is used as a clock pin.
- This pin tells about the clock pulse.
- Through this pin we can connect to other digital IC pins and basically use to provide square wave pulse or clock pulse or clock frequencies.

RESET

- Pinno-21 is used as a RESET pin.
- By using this pin, the program control returns to FFFF0_H.
- Basically, it is used to restart the processor if the program hangs in between.

DSR'

- Pinno-22 is used as a data set ready pin.

- It is an input pin and it is basically used to check whether the data is ready for receiving at the modem unit.

DTS'

- Pinno-23 is used as data request to send pin.
- It is an output pin and is connected to the modem and it indicates that the transmitter is ready to transmit the data through the modem.

DTR'

- Pinno-24 is used as data transfer and receiver pin.


RXD'

- Pinno-25 is used as receiver data pin.

VCC

- Pinno-26 is used as power supply pin.
- Through VCC pin +5VDC supply is provided to the IC

INTERNAL ARCHITECTURE OF 8251 USART



It supports both synchronous and asynchronous modes of operation.

The 8251 USART receives parallel data from the processor and transfers it serially and also it receives serial data from the IO device and transmits them parallelly to the processor.

The total internal architecture of 8251 USART can be divided into 4 different units such as

1. Transmitter and receiver buffer control unit

- These are basically used for reception and transmission of data.
- The receiver unit has got receiver control and receiver buffer unit.
- The receiver control has got different control signals such as RXD for receiving data, RXRDY it indicates that the receiver is ready to receive data from the IO device and to transmit it to the processor through the receiver buffer unit.
- The SYNDT indicates that the receiver is ready to receive a group of characters or data at a time.
- Similarly, the transmitter section has got 2 units; they are control buffer and transmitter buffer.
- The transmitter control has got different control signals through which it checks whether the transmitter is empty and to transmit data to the transmitter buffer. (Control signals are TXRDY', TXE).

2. Data bus buffer

- It is bidirectional in nature and through the data bus buffer we can transfer and receive 8-bit of data.

3. Read/write logic unit

- It is basically used for read/write operation and for control-oriented activities such as RD' for read operation, WR' for write operation.
- If the C/D' = 0 then the data line is selected.
- If the C/D' = 1 then the control signal is selected.

4. Modem control

- It is basically used to convert the digital to analog data and vice versa.
- It is also used for data transmission.

SERIALDATATRANSFERFORMAT

1. Synchronousserialdatatransfer

- Inthismethodablockofdataistransmittedseriallyatthesametime.
- Theno. ofdatabytesisnot limited.
- Thedatabytestransmittedoneaftertheother.
- Herethedata speedorbitrateismorethan $20_{\text{KB/sec}}$.
- Inthiscasethedatawhichistransmittedareseriallybetweenthe transmitterandreceiver and some synchronous characters are added to the data bits and these synchronous characterscanbeconnectedtomultiplereceivers.So,insynchronousdatatransferserial toparallel datais transmitted and thereis nostart and stop bit and datatransmissionis unlimited normally 256 bits.

2. Asynchronousserialdatatransfer

- Inthismethod1bytesofdataistransferseriallyatatime.
- Aftereachdatatransferthereisa startandstopbit.
- Thedatatransferrate issloworlessthan $20_{\text{KB/Sec}}$.
- Herethedatatransferrateislimitedascomparesynchronoussdatatransferwherethe word length is unlimited.
- Here 8 bits of data is transferred at a time after which there is a stop bit but there is no start or stop bit in synchronous data transfer.

SERIALDATATRANSFER	PARALLELDATATRANSFER
1. 1bitofdataistransferredat a time. 2. Datatransferis slow. 3. This method is used for long distance communication.	1. 8bit/16bitofdataistransferredat a time. 2. Datatransferis fast. 3. This method is used for short distance communication.

Q.Connectthe32KbyteRAMwith8086microprocessorsinmaximummodewiththe starting address from 60000_H .

Solution:

Total capacity of RAM= 32KB

Evenmemorybanks=16KB

Oddmemorybanks=16KB

Now 16Kbytes = $16 \times 1024 = 2^4 \times 2^{10} = 2^{14}$ i.e. here 14 pins are used for address operation.

A ₁₉	A ₁₈	A ₁₇	A ₁₆	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	BHE'	ADDRESS	RAM /RO M
0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	60000	16K* 8 EVEN
0	1	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	67FFE	
0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	60001	16K* 8 ODD
0	1	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	67FFF	

[In 8086 microprocessor address line = 20 bit]

According to question we have to connect 32Kbyte RAM with 8086 Microprocessor so 32kbyte =

16kbyte + 16kbyte

EVEN

ODD

16kbyte = $16 \times 1024 = 2^4 \times 2^{10} = 2^{14}$ i.e. here 14 pins are used for address operation and among from rest 6 pin, 5 (A₁₉-A₁₅ pins) are used for control signal and 1 (A₀ pin) is used for even or odd ram selection pin.

Q. Connect the 64Kbyte RAM with 8086 microprocessors in maximum mode with the starting address from 00000_H.

Solution:

Total capacity of RAM = 64KB

Even memory bank size = 32KB

Odd memory bank size = 32KB

Now 32Kbytes = $32 \times 1024 = 2^5 \times 2^{10} = 2^{15}$ i.e. here 15 pins are used for address operation.

A ₁₉	A ₁₈	A ₁₇	A ₁₆	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	BHE'	ADDRESS	RAM /RO M
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	00000	32K* 8 EVEN
0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	0FFFE	
0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	00001	

0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0FFF	32K* 8 ODD
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	------	------------------

[In 8086 microprocessor address line = 20 bit]

According to question we have to connect 32K byte RAM with 8086 Microprocessor so 64kbyte =

32kbyte + 32kbyte

EVEN

ODD

32kbyte = $32 \times 1024 = 2^5 \times 2^{10} = 2^{15}$ i.e. here 15 pins are used for address operation and among from rest 5 pin, 4 (A19-A16 pins) are used for control signal and 1 (A0 pin) is used for even or odd ram selection pin.

Q. Using a 3:8 decoder interface a 32K byte RAM with 8086 microprocessors in minimum mode with the starting address from 00000_H.

Solution:

Total capacity of RAM = 32KB

Even memory bank size = 16KB

Odd memory bank size = 16KB

Now 16Kbytes = $16 \times 1024 = 2^4 \times 2^{10} = 2^{14}$ i.e. here 14 pins are used for address operation.

A ₁₉	A ₁₈	A ₁₇	A ₁₆	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	BHE'	ADDRESS	RAM / RO M
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	00000	16K* 8
0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	07FFE	EVEN
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	00001	16K* 8
0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	07FFF	ODD

[In 8086 microprocessor address line = 20 bit]

According to question we have to connect 32K byte RAM with 8086 Microprocessor so 32kbyte =

16kbyte + 16kbyte

EVEN

ODD

16kbyte = $16 \times 1024 = 2^4 \times 2^{10} = 2^{14}$. i.e. here 14 pins are used for address operation and among from rest 6 pin, 5 (A19-A15 pins) are used for control signal and 1 (A0 pin) is used for even or odd ram selection pin.

Multiple choice question answer:

1. The no. of ports in 8255 PPI is

- A) 2
- B) 3
- C) 4
- D) 5

Answer: B

2. Which port in 8255 PPI is divided into upper and lower port.

- A) port C
- B) port A
- C) port B
- D) none of these.

Answer: A

3. In Mode 0 operation.

- A) All the ports behave as bidirectional port
- B) All the ports behave as simple input/output port.
- C) Port A behaves as bidirectional port
- D) None of these.

Answer: B

4. The function of interfacing device i.e.

- A) speed matching
- B) impedance matching
- C) reducing speed
- D) Disconnecting ports

Answer: A

5. Mode 1 operation

- A) Handshaking Mode
- B) Bidirectional Mode

C) UnidirectionalMode

D) WaitMode

Answer: A

6. InMode2operation

A) OnlyportAbehavesas bidirectional Mode

B) unidirectionalMode

C) wait Mode

D) InactiveMode

Answer: A

7. 8255PPIsknownasprogrammableperipheraldevicebecause

A) Itisaninterfacingdevice

B) connectingports

C) ThroughcontrolwordbitwecancontroltheportsandModeof Operation.

D) connectingports

Answer: C

8. Ifcontrolwordbitis80Hthenitoperatesin

A) Mode0

B) Mode1

C) Mode2

D) Mode3

Answer: A

9. In8257DMA thereare

A) 2channel

B) 1channel

C) 3channel

D) 4channel.

Answer: D

10. TheFIFOsequence

A) Thedatawhichhascomefirstwilltransferfirst.

B) Thedatawhichhascomefirstwilltransferlast.

C) Fixeddatatransfer.

D) Rotatingdatatransfer

Answer: A

11. Thefunctionofpriorityresolveris

A) Thedatahavinghighestpriority.

B) lowestpriority.

C) interfacing

D) connecting external device.

Answer: A

12. A single 8259 PIC has

- A) 8 interrupt request lines
- B) 7 interrupt request lines
- C) 3 interrupt request lines
- D) 4 interrupt request lines

Answer: A

13. In cascade form the interrupt level can be increased to

- A) 52
- B) 60
- C) 64
- D) None of these

Answer: C

14. The function of interrupt mask register

- A) Block data having lower priority.
- B) highest priority
- C) unblock data
- D) Transfer data

Answer: A

15. The function of in-service register

- A) store data having highest priority
- B) lowest priority
- C) No priority
- D) unblock data

Answer: A

16. The main function of control logic unit of 8259 PIC is

- A) Transfer data to the processor
- B) block data to the processor
- C) Unblock data
- D) None of these

Answer: A

17. The function of 8251 USART

- A) synchronous data transfer.
- B) synchronous and asynchronous data transfer
- C) Asynchronous data transfer.
- D) None of these

Answer: B

18. AfunctionofMODEM

- A) Modulation
- B) Demodulation
- C) Encoding
- D) ModulationandDemodulation.

Answer: D

19. ThefunctionofBusHighEnablepin

- A) checkthevalidityofdata
- B) Checkthevalidityof address.
- C) connectingtoports
- D) Noneofthese.

Answer: B

20. Thenumberof cascadebufferpinin8259PICis

- A)2
- B)3
- C)4
- D) 5

Answer:B

21. In8255PPIhas

- A) 28 pin
- B) 30
- C) 32
- D) 40

Answer:D

22. HowmanyModesaretherein8255PPI?

- A)1
- B)2
- C)4
- D)3

Answer:D

23. TheunitwhichispresentinmaximumModebutnotinminimum Mode

- A) 8288Buscontroller
- B) latches
- C) Transreceiver
- D) Noneofthese

Answer: A

24. Howmanypinsaretherein8257DMA

- A) 124

B) 28

C) 30

D) 40

Answer:D

25. If the control word bit is 98H then 8255 PPI will operate in

A) Mode 2

B) Mode 3

C) Mode 1

D) Mode 0

Answer: D

26. If the control word bit is (BC)H then 8255 PPI will operate in

A) Mode 0

B) Mode 1

C) Mode 2

D) none of these

Answer: B

27. If the control word bit is (DO)H then 8255 PPI will operate in

A) Mode 2

B) Mode 1

C) Mode 3

D) none of these

Answer: A

28. Microprocessor is used for

A) program oriented

B) interfacing

C) control oriented

D) none of these

Answer: A

29. The function of latches

A) storing result

B) connecting ports

C) Data

D) Data and address

Answer: D

30. In synchronous data transfer the data transfer rate is more than

A) 10 kbps

B) 15 kbps

C) 20 Kbps

D) 5kbps

Answer: C

ASSIGNMENT FULL MARKS-100

SECTION-A

(ANSWER ALL QUESTIONS)

Short answer type question:

2*8=16

- a) What is meant by interfacing device?
- b) How many ports are there in 8255 PPI?
- c) Why is 8255 known as a programmable peripheral interface?
- d) Make a control word bit for mode operation where port A and B behave as input ports.
- e) What is meant by 8257 DMA?
- f) How many channels are there in 8257 DMA?
- g) What is the function of priority resolver?
- h) What is the function of 8259 PIC?

SECTION-B

Q.2 Focused answer type question:

6*6=36

- a) Explain the function of 8255 PPI.
- b) Explain the function of 8257 DMA.
- c) Explain the pin diagram of 8255 PPI.
- d) Explain the pin diagram of 8257 DMA.
- e) Explain the function of 8259 PIC.
- f) Explain the pin diagram of 8259 PIC.
- g) Explain the various modes of operation of 8255 PPI.

- h) Make a control word bit form mode 0 and mode 1 operation where port A behaves as input port, port B as output port, port C_{upper} as input and port C_{lower} output.

SECTION-C

Q.3 Long answer type question:

16*3=48

- a) Explain the internal architecture and pin diagram of 8255 PPI.
- b) Explain the internal architecture and pin diagram of 8257 DMA.
- c) Explain the internal architecture and pin diagram of 8259 PIC.

d)


MODULE-4:8051 MICROCONTROLLER

Microcontroller is like a mini computer with a CPU along with RAM, ROM, serial ports, timers, and I/O peripherals all embedded on a single chip. It's designed to perform application-specific tasks that require a certain degree of control such as a TV remote, LED display panel, smart watches, vehicles, traffic light control, temperature control, etc. It's a high-end device with a microprocessor, memory, and input/output ports all on a single chip. It's the brains of a computer system which contains enough circuitry to perform specific functions without external memory. Since it lacks external components, the power consumption is less which makes it ideal for devices running on batteries. Simple speaking, a microcontroller is complete computer system with less external hardware.

It basically consists of 40-pin IC chip and operates at 12 MHz clock frequency and supply voltage is +5V DC.

MICROPROCESSOR	MICROCONTROLLER
<ol style="list-style-type: none"> 1. A microprocessor is a general-purpose device which is called a CPU. 2. It is basically used for program-oriented activity. 3. We have to attach external RAM, ROM, oscillator with microprocessor. 4. Microprocessors are most commonly used as the CPU in microcomputer systems. 5. Microprocessor instructions are mainly nibble or byte addressable. 	<ol style="list-style-type: none"> 1. A microcontroller is a dedicated chip which is also called single chip computer. 2. It is basically used for control-oriented activity or controlling the device. 3. Microcontroller consists of microprocessor and all other units such as RAM, ROM, input crystal oscillator etc. for complete input output operation. 4. Microcontrollers are used in small, minimum component designs performing control-oriented applications. 5. Microcontroller instructions are both bit and byte addressable.

PIN DIAGRAM OF 8051 MICROCONTROLLER



PIN DESCRIPTION OF 8051 MICROCONTROLLER

Pins 1 to 8: These pins are known as Port 1. This port doesn't serve any other functions. It is internally pulled up, bi-directional I/O port.

Pin 9: It is a RESET pin, which is used to reset the microcontroller to its initial values.

Pins 10 to 17: These pins are known as Port 3. This port serves some functions like interrupts, timer input, control signals, serial communication signals RXD and TXD, etc.

Pins 18 & 19: These pins are used for interfacing an external crystal to get the system clock.

Pin 20: This pin provides the power supply to the circuit.

Pins 21 to 28: These pins are known as Port 2. It serves as I/O port. Higher order address bus signals are also multiplexed using this port.

Pin 29: This is PSEN pin which stands for Program Store Enable. It is used to read a signal from the external program memory.

Pin 30: This is EA pin which stands for External Access input. It is used to enable/disable the external memory interfacing.

The total internal architecture of 8051 microcontroller basically consists of following units such as

1. RAM

- It consists of 128 bytes of RAM out of which 32 bytes are used for register bank selection.
- There are 4 register banks i.e. Bank-0, Bank-1, Bank-2, Bank-3 and these register banks can be selected with the help of status control word i.e. RS_0 and RS_1 which is present inside the status flags of 8051 microcontroller.
- So, with the help of logic bits we can select a particular register bank and the mode of operation.

2. ROM

- It is basically used to store the predefined data or library function and its memory capacity is 4kB.

3. CLK frequency/ Oscillator

- Inbuilt crystal oscillator is present inside the microcontroller which provides internal CLK frequency up to 12MHz.

4. Ports

- There are 4 ports such as Port-0, Port-1, Port-2, Port-3 and each port can transfer and receive 8-bit of data.
- It is a connecting point or interface between the processor and the external device.

5. Timer and counter

- There are 2 timers i.e. timer-0 and timer-1 which consist of 16 bits registers and is basically used for time delay operation and providing a matching clock frequency.

6. Processor

- It is basically used for arithmetic and logical operation and for storing the result, to the processor status flag is attached which is basically used to check the status of the output program or for checking the result.
- In 8051 microcontroller the status flag consists of 8-bits out of which 6 are defined and 2 are undefined pins.
- The defined pins are Carry flag, Auxiliary carry, RS_0 , RS_1 , Overflow flag, Parity flag.
- RS_0 & RS_1 are basically used for register bank selection or for selecting a particular bank for storing the data. If no bank is selected the by default Bank-0 is selected.

RS_1	RS_0	REGISTER BANK
0	0	BANK-0
0	1	BANK-1
1	0	BANK-2
1	1	BANK-3

- In case of any arithmetic operation if the result is more than the destination register value then the data cannot be stored in accumulator so in this case the overflow flag will tend to logic-1.

7. Interrupt control

- Basically, it is used for interrupt operation. It has got different interrupt pins such as INT_0 , INT_1 etc. through which we perform interrupt operation.

INSTRUCTION SETS OF 8051 MICROCONTROLLERS

Instructions are sets of commands given to the processor to perform a specific operation accordingly in 8051 microcontrollers the total instruction set can be divided into 5 different types according to type of operation it performs. The instructions are;


1. Data transform instruction
 2. Arithmetic instruction
 3. Logical instruction
 4. Boolean variable and manipulation instruction
 5. Programming branching instruction
1. **Data transform instruction:** It is basically used for transferring the data from one register to another register or register to memory without changing the content.
 E.g. $MOVA, R_0$ - Move the content of register R_0 to accumulator.
 $MOVA, \#20$ - Move immediately the data 20_H to the accumulator. (Here # indicates a data)
 2. **Arithmetic instruction:** These are basically used for arithmetic operation such as addition, subtraction, multiplication, division, increment, decrement etc. In this case the final result may change.
 E.g. $SUB A, R_0$ - Subtract the content of R_0 from the accumulator and the result is stored in accumulator.
 $ADD A, \#20$ - Add immediately the data 20 with accumulator and the result will be stored in accumulator.
 3. **Logical instruction:** These instructions are basically used for logical operation such as ANA (AND), ORA (OR), XRA (XOR), CMP (COMPARE) etc.
 4. **Boolean variable manipulation instruction:** The instructions in this group are basically for set or of the status bit and for status flag manipulation.
 E.g. CLC - Clear the Carry bit.
 STC - Set the carry bit to logic 1.
 CMC - Complement of carry bit.
 JC - Jump with carry.
 JNC - Jump with no carry.
 B - Borrow
 JNB - Jump with no borrow

5. **Program branching instruction:** The instructions under this group are basically used for conditional or unconditional jump operation or to call to a particular memory address or to return to the particular memory address.
E.g. CALL, JMP etc.

ADDRESSING MODE OF 8051 MICROCONTROLLER

It is the technique through which we are specifying data for operation or how the operand data is specified accordingly in 8086 microprocessors. There are 8 different addressing modes according to the type of operation it performs.

1. Register addressing mode
 2. Immediate addressing mode
 3. Direct addressing mode
 4. Register indirect addressing mode
 5. Base register + Index register addressing mode
1. **Register addressing mode:** In this type of addressing mode the operand data is not directly specified in the instruction itself but it is specified by some register.
E.g. *MOVA, R₀* - Move the content of register R₀ to accumulator.
 2. **Immediate addressing mode:** In this type of addressing mode the operand data is directly specified in the instruction itself.
E.g. *MOVA, #20* - Move immediately the data 20_H to the accumulator.
 3. **Direct addressing mode:** Indirect addressing mode the operand address is directly specified in the instruction itself.
E.g.
MOVA, 54_H - Move the content of memory address 54_H to accumulator.
 4. **Register indirect addressing mode:** In this type of addressing mode the operand data is not directly transferred to the accumulator; at first it is stored in some memory address and then transferred to the accumulator.
E.g. *MOV C, 54_H* - Move the content of memory address 54_H to register C. *MOV A, C* - Move the content of register C to the accumulator.
 5. **Base register + Index register addressing mode:** It is the combination of base addressing mode and index addressing mode.



Multiple choice question answer:

1. RAM is

- A) non-volatile
- B) Interfacing
- C) Volatile
- D) None of these

Answer: C

2. ROM is

- A) Volatile
- B) interfacing
- C) non-volatile
- D) None of these

Answer: C

3. The Microcontroller is used for

- A) Control oriented activity
- B) program-oriented activity.
- C) Transfer oriented activity.
- D) None of these

Answer: A

4. How many pins are there in 8051 microcontrollers.

- A) 124
- B) 28
- C) 30
- D) 40

Answer:D

5. The internal clock frequency of 8051 microcontroller is

- A) 10 MHz
- B) 30
- C) 10
- D) 12

Answer:D

6. Out of 40 pins in 8051 microcontroller the no. of pins used for port is

- A) 16
- B) 32
- C) 24
- D) none of these

Answer: B

7. In 8051 microcontroller the external clock frequency can be increased to

- A) 20 MHz
- B) 12
- C) 10
- D) none of these

Answer: A

8. Microprocessor is used for

- A) program oriented
- B) interfacing
- C) control oriented
- D) None of these

Answer: A

9. The function of latches

- A) storing result
- B) connecting ports
- C) Data
- D) Data and address

Answer: D

10. In 8051 microcontroller the timers are

- A) Timer 0
- B) Timer 1
- C) Timer 0 and Timer 1
- D) None of these

Answer: C

ASSIGNMENTFULLMARKS-100

SECTION-A

(ANSWER ALL QUESTIONS)

Short answer type question:

2*8=16

- a) What are the different ports are in 8051 microcontroller and what is the function of the ports in 8051 microcontroller?
- b) Write the difference between the microprocessor and microcontroller.
- c) What is the function of XTAL₁ and XTAL₂ in 8051 microcontroller.
- d) How much RAM are used for the register bank selection option?
- e) How many types of addressing modes are there in 8051 microcontroller?
- f) Which control word bit is used for register bank selection?
- g) What is the function of timer and it is of how many bits?
- h) What is the function of TMO register?

SECTION-B

Focused answer type question:

6*6=36

- a) Explain the different instruction sets of 8051 microcontroller.
- b) What are the register banks and explain the selection of register bank in 8051 microcontroller?
- c) Draw the pin diagram of 8051 microcontroller.
- d) Explain the different addressing modes of 8051 microcontroller.
- e) Describe the importance of 8051 microcontroller.
- f) Explain the pin description of 8051 microcontroller.

SECTION-C

Long answer type question:

16*3=48

- a) Describe the internal architecture of 8051 microcontroller.
- b) Explain the function of timer and TMO register gives suitable example. Write a program to generate a square wave of 2KHz frequency.
- c) (i) Explain the different instruction cycles in 8051 microcontroller.
(ii) Explain the status flag in 8051 microcontroller.

5thSemesterRegular/BackExamination2019-20

MICROPROCESSOR & MICROCONTROLLER

BRANCH : ELECTRICAL

Max Marks : 100

Time : 3 Hours

Q.CODE:HRB163

Answer Question No.1 (Part-1) which is compulsory, any EIGHT from Part-II and any TWO from Part-III. The figure in the right hand margin indicate marks.

Part-I

Q1 Only Short Answer Type Questions (Answer All - 10)

(2×10)

- List out the control and status signal lines available in 8085.
- What is the difference between RET and RETI instruction?
- One user transfers an ASCII character "E" (45H) with no parity bit, one start bit, one stop bit. Find the time taken to transfer 1000 characters using 9600 bps.
- If carry = 1 & A = 75H and B = 3FH prior to execution of SUB A, B, then what will be the content of A after execution.
- Assume the content of accumulator are 71H and CY = 0. Illustrate the accumulator content after RRC and RAR instructions.
- Distinguish between interrupt and polling.
- What is the significance of ALE pin in 8051?
- Distinguish between RISC processor and CISC processor.
- To get a 20μs delay, which value should be loaded into TH register using mode 1, where XTAL = 11.0592 MHz.
- Determine the control words for 8255 PPI, when port A = output, port B = output, port C_{lower} = input, port C_{upper} = input.

Part-II

Q2 Only Focused-Short Answer Type Questions - (Answer Any Eight out of Twelve) (6×8)

- Explain the various steps of instruction decoding and execution in 8085.
- Write the program to transfer the bytes of ROM space into RAM location starting at 50H.
- Draw the timing diagram for execution of the instruction MOV A, 54H.
- Write a subroutine to generate a delay of 220ms. Assume crystal frequency = 12MHz.
- How does data transfer from memory to microprocessor occur? Explain in detail.
- Describe all steps of interrupt process of 8085.
- Draw the schematic diagram to show the minimum interface between a computer and a peripheral.
- What do you mean by stack and bank 1 conflict with reference to their address in 8051? What steps are being followed to overcome this problem?
- Assume that we have 4 bytes of hexadecimal data: 35H, 42H, 3FH and 52H.
 - Find the checksum byte.
 - Perform the checksum operation to ensure data integrity.
 - If the second byte 42H has been changed to 22H, show how checksum detects the error.

- j) Assume that the lower three bits of P1 are connected to three switches. Write a program to send the ASCII characters 0,1,2,3,4,5,6,7 based on the status of the switches.
- k) How direct memory data transfer occurs in 8085? Discuss using suitable figure.
- l) Write a program to read 200 bytes of data from P1 and save the data in external RAM starting at RAM location 3000H.

Part-III

Only Long Answer Type Questions (Answer Any Two out of Four)

Q3 Draw the block diagram of the 8259 and explain how it can be used for increasing the interrupt capabilities of 8085. Explain how 8259 reads the status and changes the interrupt mode during a program execution.

(16)

Q4 Describe the internal hardware architecture of Intel 8086 in detail using suitable schematics.

(16)

Q5 Write an assembly language program to divide one 16-bit number with an 8-bit number in 8085.

(16)

Q6 Draw and explain the architecture details of 8051 and discuss the different addressing modes of 8051.

(16)

SOLUTION

Q1

a) These signals are used to identify the nature of operation. There are 3 control signals and 3 status signals. Three control signals are RD, WR & ALE and three status signals are IO/M, S0 & S1.

j)

7	6	5	4	3	2	1	0
1	0	0	0	1	0	0	1

= 89_H

Q2

a) The instructions which are to be executed by microprocessor are first stored in the memory of the processor and then executed. But the processor does not execute the instructions directly. It reads the instruction byte by byte and then executes it.

Consider MVI A, 18H. when the instruction is to be executed, the microprocessor gets the Opcode for MVI A and performs the necessary operation on the data which is 18H in this case. The Opcode for MVI A is 3EH. So the microprocessor first reads this Opcode from the instruction and then performs the operation specified by Opcode over the data given.

Now let us assume we want to store the above instruction in a specific address say 5500H. We know that in 8085 processor only one byte can be stored in each address location. Therefore the Opcode 3EH is stored at the location 5500H and the data 18H is stored at the next location 5501H.

Now for execution of this instruction the processor has to send the address to the memory for reading. Then the MEMR' signal is activated. As soon as this signal is activated the memory places the Opcode byte (3EH) on the data bus.

The above process is considered as a single cycle and is called the **OPCODE FETCH CYCLE**. The period during which the Opcode is fetched from address to the data bus is called as Opcode fetch cycle.


A microprocessor by default knows that the first byte which is under execution is always Opcode. The internal data bus sends the Opcode to the instruction decoder. The instruction decoder decodes the Opcode and identifies it as MVI A instruction. As soon as this information is obtained, the microprocessor searches for the data on which this operation should be performed.

To find the data for performing the operation the microprocessor instructs the timing and control unit to generate a proper timing signal to obtain the data. As a result of the timing signal the program counter is increased by 1. So, the address bus moves from 5500H to 5501H. Now we know that the data 18H is placed at 5501H. So, when the address bus is placed at 5501H, it identifies the data and the MEMR' signal is activated. After the activation of this signal the data is placed on the internal address bus and then it is moved to the accumulator. Then the MVI A operation is performed on the data 18H and the result is sent to the respective registers.

This process of placing the address and reading the data is considered as a single cycle and this cycle is called **Memory Read cycle**. In general, these cycles are called as machine cycles.

b)

c)




f)

Q4

The total internal architecture of 8086 microprocessor can be basically divided into two different units.

1. Bus Interfaces Unit (BIU)

2. Execution Unit (EU)



1. Bus Interfaces Unit (BIU):

- It is responsible for the transfer of data and address between the processor, memory and input/output device.
- It receives the data from the IO device and stores the data in a 6-byte instruction queue in FIFO sequence, and this data is transferred to the execution unit for arithmetic and logical operation.
- The functions of different units of the bus interface unit are

6 bytes instruction queue

- Its function is to receive 6 no. of 8 bit data at a time and store the data in it and then this data can be transferred to execution unit for performing arithmetic and logical operation i.e. execution operation.
- The data is received from IO device to the 6 bytes instruction queue in FIFO sequence.

Segment register

- There are 4 segment registers
 - Code segment register (CS): It is basically used to store the opcode of an instruction.
 - Data segment register (DS): It is basically used to store the operand of an instruction.
 - Extra segment register (ES): It is basically used to store the character or string instruction such as consonant, vowel, character etc.
 - Stack segment register (SS): Stack is a set of memory locations whose address is different from main memory address.
 - ✓ We can transfer the data from main memory to stack memory by push instruction and we can receive the data from stack memory to main memory by pop instruction. So, segment register is basically used to store the stack memory value.
 - ✓ To locate a particular memory address, we take the help of stack pointer and given by the command `LXI SP 9605H`.


Instruction pointer (IP)

- Its function is same as that of program counter of 8085 microprocessor and is basically used to check whether the address for next instruction is available or not. So, it stores the OFF-SET address.

Bus control and address generation

- It is basically used to generate 20 bits effective memory address or physical memory address.
- One address is generated from the segment register which is of 16 bit and when the address goes to the bus control and address generation it gets multiplied by the multiplier circuit of value 10_H. So, at the output we get a segment address of 20 bit.
- Another address is generated from the instruction pointer which is of 16 bit and is known as OFF-SET address or assembly line address.

- So, when this address goes to the bus control and address generation, it gets added with the help of an adder circuit which is present inside the bus control and address generation.
- Hence the 20-bit segment address is added up with the 16-bit IP address with the help of an adder circuit and at the output we get a 20-bit effective memory address or physical memory address.
- **Effective memory address (EMA) or Physical memory address (PMA) = Segment address * 10H + Instruction pointer**
- The block diagram of physical address generation is shown as follows.



[Block diagram of physical address generations]

2. Execution Unit (EU):


- The execution unit receives the opcode of an instruction from the 6-byte instruction queue, decodes it, and performs the arithmetic and logical operation and stores the result.
- The function of different units of execution units are

ALU

- It is basically used to perform the arithmetic and logical operation such as addition, subtraction, multiplication, division, increment, decrement, comparison.
- After the arithmetic and logical operation, the result is checked by the status flag.

StatusFlag

- The status flags are basically used to check whether the result is writing or wrong.
- Accordingly, in 8086 microprocessor there are 9 active status flags out of which 6 are conditional flag and 3 are control flag.



Conditional flag: Conditional flags are those where the output depends upon the input. The conditional flags are Sign flag, zero flag, Auxiliary flag, Parity flag, Carry flag and overflow flag.

- **Sign flag:** After the arithmetic operation if the result is negative then sign flag is tends to logic 1 otherwise it will tend to logic 0.
- **Zero flag:** After the arithmetic operation if the result is zero then zero flag will tend to logic 1 otherwise it will tend to logic 0.
- **Auxiliary flag:** After the arithmetic operation if there is a carry from 3rd to 4th bit then auxiliary carry will tend to logic 1 otherwise it will tend to logic 0.
- **Parity flag:** After the arithmetic operation if the result of the sum contains even no. of 1's then parity flag will tend to logic 1 otherwise it will tend to logic 0.
- **Carry flag :** After the arithmetic operation if the result is more than 8 bit then there will be a carry from 7-8 bits so carry flag will tend to logic 1 and in case of 16 bit operation if there is a carry from 15 to 16 bit the carry flag will tends to logic 1 otherwise it will tends to logic 0.

- **Overflow flag:** After the arithmetic operation if the result is more than 16 bits, in that case the data cannot be stored in accumulator or destination register. So, in that case the overflow flag will tend to logic 1 otherwise it will tend to logic 0.


So, in conditional flag the output is depends on the input

✚ **Control flag:** The control flags are basically used for control-oriented activities such as to stop the program, set or reset the operation, status flag manipulation, interrupt operation. So, in this case it is used for control-oriented activity and here the output does not depend upon input. The control flags are Directional flag, Interrupt flag, Trap flag.

- **Directional flag:** In case of character or string operation in that case the directional flag will tend to logic 1 otherwise it will tend to logic 0.
- **Interrupt flag and Trap flag:** These two flags are basically used as interrupt operation.

Resistors

- There are two types of register in 8086 microprocessor such as General-purpose register and Special purpose register.



General-purpose register: The general-purpose registers are A_H and A_L i.e. A_H higher order and A_L lower order. Similarly, B_H and B_L , C_H and C_L , D_H and D_L respectively. Each register can store individually 8 bits of data and combine form it can store 16 bits of data so,

$$A_H + A_L = A_X (16 \text{ bit})$$

$$B_H + B_L = B_X (16 \text{ bit})$$

$$C_H + C_L = C_X (16 \text{ bit})$$

$$D_H + D_L = D_X (16 \text{ bit})$$

e.g. **MOV AH, 08H** - Move immediately the data 08 to A_H register.


MOVAL, 08H - Move immediately the data 08 to A_L register.

MOVAX, 1264H - Move the 16-bit data 1264H to A_X register.

- Since these registers are commonly used for storing the data temporarily for any arithmetic and logical operation so these are known as general-purpose register.

✚ **Special purpose register:** The special purpose registers are Stack pointer (SP), Base pointer (BP), Source index register (SI), Destination index register (DI). These are known as special purpose register because they are used for some specific operation and these are 16-bit registers.

- **Stack pointer (SP):** Through stack pointer we can locate to a particular stack pointer address e.g. **LXI SP, 9505_H**.
- **Base pointer (BP):** It is basically used to store the OFF-SET address (value of instruction pointer address).
- **Source index register (SI):** It is basically used to store the string address e.g. **MOV SI, [2000_H]** - Move the OFF-SET address 2000_H to SI register.
- **Destination index register (DI):** It is basically used to store the end address e.g. **MOV DI, [2005_H]** - Move immediately the OFF-SET address 2005_H to DI register.



The total internal architecture of 8051 microcontroller basically consists of following units such as

8. RAM

- It consists of 128 bytes of RAM out of which 32 bytes are used for register bank selection.

- There are 4 register banks i.e. Bank-0, Bank-1, Bank-2, Bank-3 and these register banks can be selected with the help of status control word i.e. RS_0 and RS_1 which is present inside the status flags 8051 microcontroller.
- So, with the help of logic bits we can select a particular register bank and the mode of operation.

9. ROM

- it is basically used to store the predefined data or library function and its memory capacity is 4kB.

10. CLK frequency/ Oscillator

- Inbuilt crystal oscillator is present inside the microcontroller which provides internal CLK frequency up to 12MHz.

11. Ports

- There are 4 ports such as Port-0, Port-1, Port-2, Port-3 and each port can transfer and receive 8-bit of data.
- It is a connecting point or interface between the processor and the external device.

12. Timer and counter

- There are 2 timers i.e. timer-0 and timer-1 which consist of 16 bits registers and is basically used for time delay operation and providing a matching clock frequency.

13. Processor

- It is basically used for arithmetic and logical operation and for storing the result, to the processor status flag is attached which is basically used to check the status of the output program or for checking the result.
- In 8051 microcontroller the status flag consists of 8-bits out of which 6 are defined and 2 are undefined pins.
- The defined pins are Carry flag, Auxiliary carry, RS_0 , RS_1 , Overflow flag, Parity flag.
- RS_0 & RS_1 are basically used for register bank selection or for selecting a particular bank for storing the data. If no bank is selected then by default Bank-0 is selected.

RS_1	RS_0	REGISTER BANK
0	0	BANK-0
0	1	BANK-1
1	0	BANK-2
1	1	BANK-3

- In case of any arithmetic operation if the result is more than the destination register value then the data cannot be stored in accumulator so in this case the overflow flag will tend to logic-1.

14. Interrupt control

- Basically, it is used for interrupt operation. It has got different interrupt pins such as INT_0 , INT_1 etc. through which we perform interrupt operation.

ADDRESSING MODE OF 8081 MICROCONTROLLER

It is the technique through which we are specifying data for operation or how the operand data is specified accordingly in 8086 microprocessors. There are 8 different addressing mode according to the type of operation it performs.

6. Register addressing mode
 7. Immediate addressing mode
 8. Direct addressing mode
 9. Register indirect addressing mode
 10. Base register + Index register addressing mode
- 6. Register addressing mode:** In this type of addressing mode the operand data is not directly specified in the instruction itself but it is specified by some register.
E.g. *MOVA, R₀* - Move the content of register R_0 to accumulator.
- 7. Immediate addressing mode:** In this type of addressing mode the operand data is directly specified in the instruction itself.
E.g. *MOVA, #20* - Move immediately the data 20_H to the accumulator.
- 8. Direct addressing mode:** Indirect addressing mode the operand address is directly specified in the instruction itself.
E.g.
MOVA, 54_H - Move the content of memory address 54_H to accumulator.
- 9. Register indirect addressing mode:** In this type of addressing mode the operand data is not directly transferred to the accumulator; at first it is stored in some memory address and then transferred to the accumulator.
E.g. *MOV C, 54_H* - Move the content of memory address 54_H to register C. *MOV A, C* - Move the content of register C to the accumulator.
- 10. Base register + Index register addressing mode:** It is the combination of base addressing mode and index addressing mode.

